KR960015789B1 - Fabricating method of semiconductor device - Google Patents

Fabricating method of semiconductor device Download PDF

Info

Publication number
KR960015789B1
KR960015789B1 KR93011361A KR930011361A KR960015789B1 KR 960015789 B1 KR960015789 B1 KR 960015789B1 KR 93011361 A KR93011361 A KR 93011361A KR 930011361 A KR930011361 A KR 930011361A KR 960015789 B1 KR960015789 B1 KR 960015789B1
Authority
KR
South Korea
Prior art keywords
reflection
preventing film
photoresist
film
pattern
Prior art date
Application number
KR93011361A
Other languages
English (en)
Other versions
KR950001918A (ko
Inventor
Chol-Seung Lee
Chol-Kyu Bok
Original Assignee
Hyundai Electronics Ind
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hyundai Electronics Ind filed Critical Hyundai Electronics Ind
Priority to KR93011361A priority Critical patent/KR960015789B1/ko
Publication of KR950001918A publication Critical patent/KR950001918A/ko
Application granted granted Critical
Publication of KR960015789B1 publication Critical patent/KR960015789B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Drying Of Semiconductors (AREA)
  • Electrodes Of Semiconductors (AREA)
KR93011361A 1993-06-22 1993-06-22 Fabricating method of semiconductor device KR960015789B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR93011361A KR960015789B1 (en) 1993-06-22 1993-06-22 Fabricating method of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR93011361A KR960015789B1 (en) 1993-06-22 1993-06-22 Fabricating method of semiconductor device

Publications (2)

Publication Number Publication Date
KR950001918A KR950001918A (ko) 1995-01-04
KR960015789B1 true KR960015789B1 (en) 1996-11-21

Family

ID=19357775

Family Applications (1)

Application Number Title Priority Date Filing Date
KR93011361A KR960015789B1 (en) 1993-06-22 1993-06-22 Fabricating method of semiconductor device

Country Status (1)

Country Link
KR (1) KR960015789B1 (ko)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100393202B1 (ko) * 1995-05-12 2003-10-10 삼성전자주식회사 패턴형성에사용되는마스크및그제조방법

Also Published As

Publication number Publication date
KR950001918A (ko) 1995-01-04

Similar Documents

Publication Publication Date Title
US5314841A (en) Method of forming a frontside contact to the silicon substrate of a SOI wafer
KR970013074A (ko) 반도체장치의 평탄화방법 및 이를 이용한 소자분리방법
EP0724292A3 (en) Method for forming multilevel interconnections in a semiconductor device
US4222816A (en) Method for reducing parasitic capacitance in integrated circuit structures
US5871886A (en) Sandwiched middle antireflection coating (SMARC) process
EP0877420A3 (en) Method of forming a polysilicon buried contact and a structure thereof
KR960015789B1 (en) Fabricating method of semiconductor device
KR970009617B1 (en) Contact forming method of semiconductor device
TW336349B (en) Process for producing IC well construction
KR960009095B1 (en) Manufacturing method of semiconductor device isolation
KR970023993A (ko) 반도체 장치의 소자 분리 방법
CN115295493A (zh) 一种半导体结构及制备方法
KR0124633B1 (ko) 아이엠디(imd)를 이용한 메탈패턴 형성방법
KR960008521B1 (en) Semiconductor device isolation method
US20020177085A1 (en) Self-aligned photolithographic process for forming silicon-on-insulator devices
CN117936370A (zh) 半导体结构的形成方法
KR970009613B1 (en) Multi-level metalizing method of semiconductor device
MY132186A (en) Semiconductor device and process for producing the same.
KR960039272A (ko) 반도체 소자의 소자분리 산화막 형성방법
TW358228B (en) Method of minimizing damage to gate dielectric layer during gate electrode plasma etching
KR960010053B1 (en) Contact manufacturing method of semiconductor device
TW281791B (en) Method of local oxidation of silicon
KR960043103A (ko) 반도체소자의 소자분리절연막 형성방법
KR970003744B1 (en) Semiconductor device
KR970052145A (ko) 반도체 장치의 이중 웰(twin well) 형성방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20091028

Year of fee payment: 14

LAPS Lapse due to unpaid annual fee