KR950030305A - 반도체 장치의 소자격리방법 - Google Patents
반도체 장치의 소자격리방법 Download PDFInfo
- Publication number
- KR950030305A KR950030305A KR1019940008914A KR19940008914A KR950030305A KR 950030305 A KR950030305 A KR 950030305A KR 1019940008914 A KR1019940008914 A KR 1019940008914A KR 19940008914 A KR19940008914 A KR 19940008914A KR 950030305 A KR950030305 A KR 950030305A
- Authority
- KR
- South Korea
- Prior art keywords
- pattern
- oxide film
- polysilicon
- forming
- nitride film
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
- H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02595—Microstructure polycrystalline
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
- H01L21/3212—Planarisation by chemical mechanical polishing [CMP]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Element Separation (AREA)
- Local Oxidation Of Silicon (AREA)
Abstract
본 발명은 반도체 기판의 선택산화 방법에 관한 것으로, 소자분리를 위한 필드영역 형성시 활성영역으로의 측면산화에 의한 버즈비크 현상이 발생하는 것을 방지하기 위해, 반도체 기판중 활성영역이 형성될 부분에 패드산화막, 질화막, CVD 산화막으로 된 패턴을 형성하고, 상기 패턴의 측면에 질화막 측벽스페이서를 형성시킨 후, 상기 패턴이 형성되지 않은 기판영역에만 폴리실리콘을 형성시켜, 상기 폴리실리콘을 산화시킴으로서 분리영역을 형성시키는 방법이다.
상기와 같은 방법은 패턴의 측면에 형성된 측벽스페이서에 의해 버즈비크의 크기가 감소되며 두꺼운 필드영역을 형성시킬 수 있으므로 반도체 소자의 고집적화에 적용할 수 있다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3B도는 본 발명에 대한 시뮬레이션 단면도이다.
Claims (4)
- 반도체 기판의 전면에 패드산화막, 제1질화막, CVD 산화막을 형성하는 단계; 상기 제1질화막 및 CVD 산화막을 선택적으로 제거하여 반도체 기판중 활성영역이 형성될 부분에 패턴을 형성하는 단계; 결과물 전면에 제2질화막을 형성하고, 이를 에치하여 상기 패턴의 측면에 측벽스페이서를 형성한 후 노출된 패드산화막을 제거하는 단계; 결과물 전면에 폴리실리콘을 증착한 후, 상기 폴리실리콘의 표면이 상기 CVD 표면과 평탄화되도록 폴리싱하는 단계; 및 상기 폴리실리콘을 열산화하여 필드영역을 형성하는 단계를 포함하는 반도체 장치의 소자격리방법.
- 제1항에 있어서, 노출된 패드산화막을 제거한 후 필드영역 하부에 채널스톱영역 형성을 위한 이온주입공정을 실시함을 특징으로 하는 반도체 장치의 소자격리방법.
- 제1항에 있어서, 상기 폴리실리콘을 폴리싱하기 전 또는 후에 필드영여 하부에 채널스톱 영역을 형성하기 위한 이온주입공정을 실시함을 특징으로 하는 반도체 장치의 소자격리방법.
- 제1항에 있어서, 상기 패턴형성 단계에서 노출된 패드산화막을 제거하는 단계를 더 포함함을 특징으로 하는 반도체 장치의 소자격리방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR94008914A KR970003715B1 (en) | 1994-04-27 | 1994-04-27 | Method of isolation of the elements on the semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR94008914A KR970003715B1 (en) | 1994-04-27 | 1994-04-27 | Method of isolation of the elements on the semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950030305A true KR950030305A (ko) | 1995-11-24 |
KR970003715B1 KR970003715B1 (en) | 1997-03-21 |
Family
ID=19381818
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR94008914A KR970003715B1 (en) | 1994-04-27 | 1994-04-27 | Method of isolation of the elements on the semiconductor device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970003715B1 (ko) |
-
1994
- 1994-04-27 KR KR94008914A patent/KR970003715B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR970003715B1 (en) | 1997-03-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW362256B (en) | Isolation method in a semiconductor device | |
JPH01194436A (ja) | 半導体装置 | |
KR970030640A (ko) | 반도체 장치의 소자 분리막 형성방법 | |
KR970053386A (ko) | 반도체 소자의 소자분리막 형성방법 | |
KR960019649A (ko) | 반도체 장치의 제조방법 | |
KR970054504A (ko) | 박막트랜지스터 및 그 제조방법 | |
KR950021390A (ko) | 반도체 소자의 소자분리막 형성 방법 | |
KR950030305A (ko) | 반도체 장치의 소자격리방법 | |
KR980006032A (ko) | 반도체 소자의 격리영역 형성방법 | |
KR960026585A (ko) | 반도체소자의 소자분리 산화막의 제조방법 | |
KR950030304A (ko) | 반도체소자의 소자분리산화막 형성방법 | |
KR970003807A (ko) | 도전층을 포함하는 소자분리구조를 갖는 반도체장치 및 그 제조방법 | |
KR950021396A (ko) | 필드산화막 제조방법 | |
KR970003520A (ko) | 미세 반도체 소자의 콘택홀 형성방법 | |
KR0167260B1 (ko) | 반도체 소자의 격리구조 제조방법 | |
KR970054268A (ko) | 반도체 에스 오 아이 소자의 제조방법 | |
KR970003803A (ko) | 소자분리막 제조방법 | |
KR930011159A (ko) | 반도체장치의 소자분리구조 및 그 제조방법 | |
KR940010250A (ko) | 반도체 장치 및 그의 제조방법 | |
KR960019650A (ko) | 반도체장치의 격리방법 | |
TW429512B (en) | Semiconductor device and method for manufacturing the same | |
KR950024299A (ko) | 반도체장치 및 그 제조방법 | |
KR920015612A (ko) | 반도체장치의 소자격리 방법 | |
KR970008473A (ko) | 반도체장치의 소자격리방법 | |
KR960016771B1 (en) | Method of manufacturing the isolation elements on the semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20020207 Year of fee payment: 6 |
|
LAPS | Lapse due to unpaid annual fee |