KR970003715B1 - Method of isolation of the elements on the semiconductor device - Google Patents

Method of isolation of the elements on the semiconductor device Download PDF

Info

Publication number
KR970003715B1
KR970003715B1 KR94008914A KR19940008914A KR970003715B1 KR 970003715 B1 KR970003715 B1 KR 970003715B1 KR 94008914 A KR94008914 A KR 94008914A KR 19940008914 A KR19940008914 A KR 19940008914A KR 970003715 B1 KR970003715 B1 KR 970003715B1
Authority
KR
South Korea
Prior art keywords
forming
polysilicon
cvd
nitride
pattern
Prior art date
Application number
KR94008914A
Other languages
English (en)
Other versions
KR950030305A (ko
Inventor
Yong-Tae Bae
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to KR94008914A priority Critical patent/KR970003715B1/ko
Publication of KR950030305A publication Critical patent/KR950030305A/ko
Application granted granted Critical
Publication of KR970003715B1 publication Critical patent/KR970003715B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
    • H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02587—Structure
    • H01L21/0259—Microstructure
    • H01L21/02595—Microstructure polycrystalline
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/32115—Planarisation
    • H01L21/3212—Planarisation by chemical mechanical polishing [CMP]

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Element Separation (AREA)
  • Local Oxidation Of Silicon (AREA)
KR94008914A 1994-04-27 1994-04-27 Method of isolation of the elements on the semiconductor device KR970003715B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR94008914A KR970003715B1 (en) 1994-04-27 1994-04-27 Method of isolation of the elements on the semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR94008914A KR970003715B1 (en) 1994-04-27 1994-04-27 Method of isolation of the elements on the semiconductor device

Publications (2)

Publication Number Publication Date
KR950030305A KR950030305A (ko) 1995-11-24
KR970003715B1 true KR970003715B1 (en) 1997-03-21

Family

ID=19381818

Family Applications (1)

Application Number Title Priority Date Filing Date
KR94008914A KR970003715B1 (en) 1994-04-27 1994-04-27 Method of isolation of the elements on the semiconductor device

Country Status (1)

Country Link
KR (1) KR970003715B1 (ko)

Also Published As

Publication number Publication date
KR950030305A (ko) 1995-11-24

Similar Documents

Publication Publication Date Title
TW358236B (en) Improved local silicon oxidization method in the manufacture of semiconductor isolation
JPS6433969A (en) Manufacture of semiconductor device
EP1049154A3 (en) Process for forming device isolation region
JPS6437031A (en) Semiconductor device
TW343364B (en) Process for producing twin gate oxide elements
EP1223607A4 (en) SUBSTRATE FOR A TRANSFER MASK, TRANSFER MASK AND MANUFACTURING METHOD
TW332915B (en) The producing method for shallow trench isolation with global planarization
KR970003715B1 (en) Method of isolation of the elements on the semiconductor device
TW335519B (en) The method to increase the thickness of field oxide
TW371365B (en) Isolation method of semiconductor device using second pad oxide layer formed through chemical vapor deposition (CVD)
JPS6430245A (en) Manufacture of semiconductor device
TW336349B (en) Process for producing IC well construction
JPS6453559A (en) Manufacture of semiconductor device
TW325583B (en) Method of etching a polysilicon layer
JPS6428962A (en) Semiconductor device and manufacture thereof
EP0547908A3 (en) Method of forming an improved poly-buffered locos process
EP0220108A3 (en) Side-wall doping for trench isolation
KR950001755B1 (en) Semiconductor device isolation method using polisilicon
KR960019656A (ko) 반도체 장치의 소자 격리방법
KR960016771B1 (en) Method of manufacturing the isolation elements on the semiconductor device
EP0067738A3 (en) Method of reducing encroachment in a semiconductor device
TW375776B (en) Process for forming self-aligned twin well region having planar surface
JPS6430244A (en) Manufacture of semiconductor device
TW324839B (en) Process to grow different thickness oxide layers
KR100310463B1 (ko) 반도체소자의소자분리막형성방법

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020207

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee