KR940013677U - 아웃리드 표면 노출형 반도체 패키지 - Google Patents

아웃리드 표면 노출형 반도체 패키지

Info

Publication number
KR940013677U
KR940013677U KR2019920022707U KR920022707U KR940013677U KR 940013677 U KR940013677 U KR 940013677U KR 2019920022707 U KR2019920022707 U KR 2019920022707U KR 920022707 U KR920022707 U KR 920022707U KR 940013677 U KR940013677 U KR 940013677U
Authority
KR
South Korea
Prior art keywords
semiconductor package
exposed semiconductor
lead exposed
lead
package
Prior art date
Application number
KR2019920022707U
Other languages
English (en)
Other versions
KR950006837Y1 (ko
Inventor
안희영
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR92022707U priority Critical patent/KR950006837Y1/ko
Priority to JP28677393A priority patent/JPH06209056A/ja
Priority to DE19934339174 priority patent/DE4339174A1/de
Priority to TW085208401U priority patent/TW303984U/zh
Publication of KR940013677U publication Critical patent/KR940013677U/ko
Application granted granted Critical
Publication of KR950006837Y1 publication Critical patent/KR950006837Y1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01068Erbium [Er]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)
KR92022707U 1992-11-18 1992-11-18 아웃리드 표면 노출형 반도체 패키지 KR950006837Y1 (ko)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR92022707U KR950006837Y1 (ko) 1992-11-18 1992-11-18 아웃리드 표면 노출형 반도체 패키지
JP28677393A JPH06209056A (ja) 1992-11-18 1993-11-16 表面露出形リードを有した半導体パッケージ
DE19934339174 DE4339174A1 (de) 1992-11-18 1993-11-16 Halbleitergehäuse mit an der Oberfläche freiliegenden Anschlußelementen
TW085208401U TW303984U (en) 1992-11-18 1993-11-18 Semiconductor package having surface-exposing leads

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR92022707U KR950006837Y1 (ko) 1992-11-18 1992-11-18 아웃리드 표면 노출형 반도체 패키지

Publications (2)

Publication Number Publication Date
KR940013677U true KR940013677U (ko) 1994-06-25
KR950006837Y1 KR950006837Y1 (ko) 1995-08-21

Family

ID=19344201

Family Applications (1)

Application Number Title Priority Date Filing Date
KR92022707U KR950006837Y1 (ko) 1992-11-18 1992-11-18 아웃리드 표면 노출형 반도체 패키지

Country Status (4)

Country Link
JP (1) JPH06209056A (ko)
KR (1) KR950006837Y1 (ko)
DE (1) DE4339174A1 (ko)
TW (1) TW303984U (ko)

Also Published As

Publication number Publication date
JPH06209056A (ja) 1994-07-26
KR950006837Y1 (ko) 1995-08-21
DE4339174A1 (de) 1994-06-09
TW303984U (en) 1997-04-21

Similar Documents

Publication Publication Date Title
KR930012117U (ko) 반도체 패키지
DE69232912T2 (de) Halbleitergehäuse
DE69326262D1 (de) Verbindungshalbleiterbauelemente
DE69518935D1 (de) Halbleiterpackung
DE69322140D1 (de) Halbleiterpackung
KR960012443A (ko) 반도체 패키지
DE69325181D1 (de) Halbleitervorrichtung
DE69432168D1 (de) Halbleitergehäuse
KR960025455U (ko) 반도체 패키지
KR940013675U (ko) 반도체 패키지
KR930024367U (ko) 반도체 패키지
KR940013677U (ko) 아웃리드 표면 노출형 반도체 패키지
KR930024375U (ko) 반도체 패키지
KR940013676U (ko) 반도체 패키지
KR940013678U (ko) 반도체 패키지
KR940017910U (ko) 반도체 패키지
KR940006479U (ko) 멀티 칩 패키지
KR940011118U (ko) 리드온칩 패키지
KR930016250U (ko) 반도체 패키지
KR960006383U (ko) 반도체 패키지
KR960012677U (ko) 반도체 패키지
KR960015635U (ko) 반도체패키지
KR940013668U (ko) 리드 온 칩 패키지
KR940006492U (ko) 반도체 패키지 장치
KR920015767U (ko) H형 반도체 패키지

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20040719

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee