KR930703739A - 프로그램가능한 논리쎌과 그 배열 - Google Patents

프로그램가능한 논리쎌과 그 배열

Info

Publication number
KR930703739A
KR930703739A KR1019930701335A KR930701335A KR930703739A KR 930703739 A KR930703739 A KR 930703739A KR 1019930701335 A KR1019930701335 A KR 1019930701335A KR 930701335 A KR930701335 A KR 930701335A KR 930703739 A KR930703739 A KR 930703739A
Authority
KR
South Korea
Prior art keywords
array
logic
inputs
input
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019930701335A
Other languages
English (en)
Other versions
KR100202131B1 (ko
Inventor
라펠 씨 카마로타
프레드릭. 씨. 펄테크
월포드 더블유. 호
에드워드 에이치. 브로더
Original Assignee
프레데릭 시. 퍼텍
콘커런트 로직, 인코포레이디드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 프레데릭 시. 퍼텍, 콘커런트 로직, 인코포레이디드 filed Critical 프레데릭 시. 퍼텍
Publication of KR930703739A publication Critical patent/KR930703739A/ko
Application granted granted Critical
Publication of KR100202131B1 publication Critical patent/KR100202131B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)

Abstract

본 발명은 2차 행렬 배열로 구성된 쎌(22)과 버스네트워크(12)에 의해 상호연결된 프로그램가능한 논리배열(10)이다.
쎌(22)들은 상,하,좌,우 하나씩의 인접한 4개의 쎌에 의해 직접 연결되어 있다. 각 쎌은 각 8개의 출력과 입력과 8개 입력을 두개의 선으로 연결하는 멀티플렉서와 8개 출력에서 8개 출력 시그날을 만들 수 있도록 도선에 시그날에 대해 연산하는 논리장치로 구성된다. 버스네트워크(12)는 로컬(25), 터닝(26)과 익스프레스 (27)버스로 배열의 각 행열에 제공되며, 주어진 행열에는 버스세그먼트를 형성하기 위해 버스를 분배하는 반복기(24)로 구성된다. 버스네트워크(12)는 개별 선으로써 쎌(22)을 이용하지 않고 배열내 쎌(22)에 자료를 전송할 수 있다.

Description

프로그램가능한 논리쎌과 그 배열
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 버스네트워크와 겹쳐진 쎌의 배열을 예를 들어 설명한 구체적인 구조그림이다, 제2도는 본 발명에 따르는 쎌의 배열을 그림으로 나타낸 것이다, 제3도는 제2도의 쎌 내부구조를 나타낸 도형이다.

Claims (21)

  1. 프로그램될 수 있는 논리 배열의 구성에 있어서, 다수의 논리 쎌로 구성되고, 각 쎌은 배열의 가장자리쎌을 제외하고 4개의 인접 쎌, 즉 좌(또는 서), 우(또는 동), 상(또는 북) 그리고 하(또는 남)에 각각 하나씩을 가지게 되어 논리쎌은 행영 배열이 되고, 각 쎌의 구성에 있어서, 4개의 인접 쎌 각각에서 2개씩 8개의 입력과, 4개의 인접 쎌 각각에서 2개씩 8개의 출력과, 다수의 콘트롤 비트를 저장할 수 있는 장치와, 8개 입력이 제1과 제2 입력선으로 연결되는 멀티플렉스 장치와 입력선에 연결된 입력은 저장장치에 저장된 콘트롤 비트에 의해 기록되고, 그리고 입력선에 시그날과 저장장치에 저장된 콘트롤 비트에 대해 출력에서 시그날을 발생시킬 수 있는 논리장치로 구성된 것을 특징으로 하는 프로그램될 수 있는 논리배열.
  2. 제1항에 있어서, 논리쎌은 인접 쎌에서 각각 두개의 입력을 수용하고 인접 쎌로 각각 두개의 출력을 제공하는 것을 특징으로 하는 장치.
  3. 제1항에 있어서, 4개의 인접 쎌에 연결된 출력과 입력들은 기능적으로 등가인 것을 특징으로 하는 장치.
  4. 제1항에 있어서, 논리장치는 한쌍의 부음 논리함수를 제공하는 것을 특징으로 하는 장치.
  5. 제1항에 있어서, 논리장치는 배타적 오어와 NAND 함수를 제공하는 것을 특징으로 하는 특징으로 하는 장치.
  6. 제1항에 있어서, 논리장치는 플립플톱을 제공하는 것을 특징으로 하는 장치.
  7. 제1항에 있어서, 논리장치는 출력중 하나에 논리 상수 시그날을 제공하는 것을 특징으로 하는 장치.
  8. 제1항에 있어서, 멀티플렉서 장치는 적어도 4개의 입력을 가지는 제1과 제2멀티플렉서의 4개 입력 각각은 인접한 4개의 상이한 쎌에서 유도되고, 제2 멀티플렉스의 4개 입력 각각은 인접한 4개의 쎌에서 유도되는 것을 특징으로 하는 장치.
  9. 제1항에 있어서, 논리장치에는 두개의 출력선이 있는데, 각각이 4개의 출력으로 나누어지는 것을 특징으로 하는 장치.
  10. 제1항에 있어서, 쎌중 적어도 세개는 제1 쎌의 출력이 제2 쎌의 입력에 연결되고 제2 쎌의 출력이 제3쎌의 입력과 연결되고 각 쎌은 입력에 대해 배타적 OR과 논리 NAND함수를 출력에 제공하고 그2쎌은 제1쎌의 입력의 배타적 NOR과 NOR을 출력에 제공하고 제3쎌은 제1쎌의 입력 CR과 AND를 출력에 제공하는 것을 특징으로 하는 장치.
  11. 2차 배열된 논리쎌에서 각 쎌의 행열배열을 위해 배열의 가장자리의 쎌을 제외한 각 쎌에는 행열배열이 되고, 배열내의 시그날을 전송하는 버스 네트워크의 구성에 있어서, 쎌에 의해 형성된 배열의 모든 행열에 로컬버스, 터닝버스와 익스프레스 버스가 제공되고, 버스를 운용하는 반복기 장치가 있고 반복기 장치는 버스 세그먼트를 형성시키기 위해 주어진 행 열의 버스를 분배하고, 각 버스세그먼트는 다수의 논리쎌이 있는 것을 특징으로 하는 2차 배열 논리쎌 장치.
  12. 제11항에 있어서, 버스세그먼트를 형성하는 반복기 장치는 쎌의 배열을 직각 블럭으로 분할하는 행열에 배열되는 것을 특징으로 하는 장치.
  13. 제11항에 있어서, 각 로컬 버스 세그먼트는 쎌과 버스네트워크 사이에 전기적 연결을 제공하기 위해 버스세그먼트에 의해 확장되는 쎌에 연결되는 것을 특징으로 하는 장치.
  14. 제11항에 있어서, 각 터닝세그먼트는 배열의 행과 열사이에서 모든 직각 버스세그먼트에 전기적 연결을 제공하는 것을 특징으로 하는 장치.
  15. 제11항에 있어서, 익스프레스 버스세그먼트는 익스프레스 버스세그먼트를 형성하는 두개의 반복기에만 연결되는 것을 특징으로 하는 장치.
  16. 제11항에 있어서, 반복기 장치는 반복기의 한면에 연결된 버스와 반복기의 다른 한면에 연결된 버스와 연결시키는 프로그램인 것을 특징으로 하는 장치.
  17. 제11항에 있어서, 반복기 장치는 각 프로그램 연결에 전기적 시그날 재생을 제공하는 것을 특징으로 하는 장치.
  18. 제11항에 있어서, 반복기 장치는 주어진 버스 연결을 위한 반복기 장치를 통해 전기적 시그날 방향을 선택할 수 있도록 프로그램인 것을 특징으로 하는 장치.
  19. 프로그램할 수 있는 논리배열의 구성에 있어서; 다수의 논리쎌이 행열로 배열되기 위해 배열의 가장자리 쎌을 제외한 각 쎌에 좌(또는 서), 우(또는 동), 상(또는 북), 하(또는 남)에 각각 인접한 4개의 쎌을 가지고, 논리셀에 독립적 타이밍 시그날을 제공하기 위해 클럭 분포 장치가 있으며, 이장치는 배열의 각 컬럼에 있는 하나의 멀티플렉스로 구성되고, 각 멀티플렉서는 다수의 입력과 하나의 출력을 가지며, 출력은 주어진 컬럼에서 각 하나의 논리쎌과 연결된 것을 특징으로 하는 장치.
  20. 제19항에 있어서, 클럭 분배장치에 있는 멀티플렉서는 4개의 입력을 가지고 제1입력을 논리상수 시그날로 멀티플레서에 제공되고 제2 입력을 외부 타이밍 소스에서 제공되고, 제3입력은 익스프레스 버스에서 제4입력은 논리 쎌의 출력에서 제공되는 것을 특징으로 하는 장치.
  21. 제19항에서 배열에서 주어진 컬럼의 논리쎌을 제공되는 타이밍 시그날을 배열의 다른 컬럼의 타이밍 시그날과는 독립적인 것을 특징으로 하는 장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019930701335A 1990-11-02 1991-11-01 프로그램 가능한 논리쎌과 그 배열 Expired - Fee Related KR100202131B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US608,415 1990-11-02
US07/608,415 US5144166A (en) 1990-11-02 1990-11-02 Programmable logic cell and array
PCT/US1991/008095 WO1992008286A1 (en) 1990-11-02 1991-11-01 Programmable logic cell and array

Publications (2)

Publication Number Publication Date
KR930703739A true KR930703739A (ko) 1993-11-30
KR100202131B1 KR100202131B1 (ko) 1999-06-15

Family

ID=24436404

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930701335A Expired - Fee Related KR100202131B1 (ko) 1990-11-02 1991-11-01 프로그램 가능한 논리쎌과 그 배열

Country Status (8)

Country Link
US (1) US5144166A (ko)
EP (1) EP0555353B1 (ko)
JP (1) JP3434292B2 (ko)
KR (1) KR100202131B1 (ko)
AT (1) ATE163113T1 (ko)
DE (1) DE69128888T2 (ko)
SG (1) SG48079A1 (ko)
WO (1) WO1992008286A1 (ko)

Families Citing this family (212)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5367208A (en) 1986-09-19 1994-11-22 Actel Corporation Reconfigurable programmable interconnect architecture
US5477165A (en) * 1986-09-19 1995-12-19 Actel Corporation Programmable logic module and architecture for field programmable gate array device
US5451887A (en) * 1986-09-19 1995-09-19 Actel Corporation Programmable logic module and architecture for field programmable gate array device
GB8906145D0 (en) * 1989-03-17 1989-05-04 Algotronix Ltd Configurable cellular array
US5489857A (en) * 1992-08-03 1996-02-06 Advanced Micro Devices, Inc. Flexible synchronous/asynchronous cell structure for a high density programmable logic device
US5198705A (en) * 1990-05-11 1993-03-30 Actel Corporation Logic module with configurable combinational and sequential blocks
US5327023A (en) * 1991-03-28 1994-07-05 Kawasaki Steel Corporation Programmable logic device
US5384499A (en) * 1991-04-25 1995-01-24 Altera Corporation High-density erasable programmable logic device architecture using multiplexer interconnections
US5268598A (en) * 1991-04-25 1993-12-07 Altera Corporation High-density erasable programmable logic device architecture using multiplexer interconnections
DE69227144T2 (de) * 1991-05-10 1999-03-18 Kabushiki Kaisha Toshiba, Kawasaki, Kanagawa Programmierbare logische Einheit
US5317209A (en) * 1991-08-29 1994-05-31 National Semiconductor Corporation Dynamic three-state bussing capability in a configurable logic array
US5436575A (en) * 1991-09-03 1995-07-25 Altera Corporation Programmable logic array integrated circuits
US5260610A (en) * 1991-09-03 1993-11-09 Altera Corporation Programmable logic element interconnections for programmable logic array integrated circuits
US6759870B2 (en) 1991-09-03 2004-07-06 Altera Corporation Programmable logic array integrated circuits
US5260611A (en) * 1991-09-03 1993-11-09 Altera Corporation Programmable logic array having local and long distance conductors
US5371422A (en) * 1991-09-03 1994-12-06 Altera Corporation Programmable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnections between logic elements
US5883850A (en) * 1991-09-03 1999-03-16 Altera Corporation Programmable logic array integrated circuits
JPH05252025A (ja) * 1991-10-28 1993-09-28 Texas Instr Inc <Ti> 論理モジュールおよび集積回路
JP2965802B2 (ja) * 1991-12-19 1999-10-18 株式会社東芝 半導体集積回路
US5208491A (en) * 1992-01-07 1993-05-04 Washington Research Foundation Field programmable gate array
US5412261A (en) * 1992-04-14 1995-05-02 Aptix Corporation Two-stage programmable interconnect architecture
US5258668A (en) * 1992-05-08 1993-11-02 Altera Corporation Programmable logic array integrated circuits with cascade connections between logic modules
KR960003042B1 (ko) * 1992-05-26 1996-03-04 가부시끼가이샤 도시바 데이타 출력 장치
GB2267614B (en) * 1992-06-02 1996-01-24 Plessey Semiconductors Ltd Logic cell
US5254886A (en) * 1992-06-19 1993-10-19 Actel Corporation Clock distribution scheme for user-programmable logic array architecture
US5646547A (en) * 1994-04-28 1997-07-08 Xilinx, Inc. Logic cell which can be configured as a latch without static one's problem
US5365125A (en) * 1992-07-23 1994-11-15 Xilinx, Inc. Logic cell for field programmable gate array having optional internal feedback and optional cascade
US5291079A (en) * 1992-07-23 1994-03-01 Xilinx, Inc. Configuration control unit for programming a field programmable gate array and reading array status
US5304871A (en) * 1992-07-24 1994-04-19 Actel Corporation Programmable interconnect architecture employing leaky programmable elements
US5317698A (en) * 1992-08-18 1994-05-31 Actel Corporation FPGA architecture including direct logic function circuit to I/O interconnections
JP3462534B2 (ja) * 1992-08-28 2003-11-05 テキサス インスツルメンツ インコーポレイテツド プログラマブル論理回路および方法
US5384497A (en) * 1992-11-04 1995-01-24 At&T Corp. Low-skew signal routing in a programmable array
GB9223226D0 (en) * 1992-11-05 1992-12-16 Algotronix Ltd Improved configurable cellular array (cal ii)
US5396126A (en) * 1993-02-19 1995-03-07 At&T Corp. FPGA with distributed switch matrix
US5483178A (en) * 1993-03-29 1996-01-09 Altera Corporation Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers
US5539331A (en) * 1993-05-10 1996-07-23 Kabushiki Kaisha Toshiba Field programmable gate array having transmission gates and semiconductor integrated circuit for programming connection of wires
GB9312674D0 (en) * 1993-06-18 1993-08-04 Pilkington Micro Electronics Configurabel logic array
US6462578B2 (en) 1993-08-03 2002-10-08 Btr, Inc. Architecture and interconnect scheme for programmable logic circuits
US5457410A (en) * 1993-08-03 1995-10-10 Btr, Inc. Architecture and interconnect scheme for programmable logic circuits
US6051991A (en) * 1993-08-03 2000-04-18 Btr, Inc. Architecture and interconnect scheme for programmable logic circuits
US5455525A (en) * 1993-12-06 1995-10-03 Intelligent Logic Systems, Inc. Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array
US5614844A (en) * 1994-01-27 1997-03-25 Dyna Logic Corporation High speed programmable logic architecture
US5504440A (en) * 1994-01-27 1996-04-02 Dyna Logic Corporation High speed programmable logic architecture
US5742179A (en) * 1994-01-27 1998-04-21 Dyna Logic Corporation High speed programmable logic architecture
US5682107A (en) * 1994-04-01 1997-10-28 Xilinx, Inc. FPGA architecture with repeatable tiles including routing matrices and logic matrices
WO1995030952A1 (en) * 1994-05-04 1995-11-16 Atmel Corporation Programmable logic device with regional and universal signal routing
US5689195A (en) * 1995-05-17 1997-11-18 Altera Corporation Programmable logic array integrated circuit devices
WO1996013902A1 (en) * 1994-11-01 1996-05-09 Virtual Machine Works, Inc. Programmable multiplexing input/output port
US6043676A (en) * 1994-11-04 2000-03-28 Altera Corporation Wide exclusive or and wide-input and for PLDS
US5581199A (en) * 1995-01-04 1996-12-03 Xilinx, Inc. Interconnect architecture for field programmable gate array using variable length conductors
JP3727065B2 (ja) 1995-05-03 2005-12-14 ビィティアール・インコーポレーテッド スケーリング可能な多重レベル相互接続アーキテクチャ
US5850564A (en) * 1995-05-03 1998-12-15 Btr, Inc, Scalable multiple level tab oriented interconnect architecture
US5963049A (en) * 1995-05-17 1999-10-05 Altera Corporation Programmable logic array integrated circuit architectures
GB2300946B (en) * 1995-05-17 1999-10-20 Altera Corp Tri-statable input/output circuitry for programmable logic
US5909126A (en) 1995-05-17 1999-06-01 Altera Corporation Programmable logic array integrated circuit devices with interleaved logic array blocks
US5625301A (en) * 1995-05-18 1997-04-29 Actel Corporation Flexible FPGA input/output architecture
US5671432A (en) * 1995-06-02 1997-09-23 International Business Machines Corporation Programmable array I/O-routing resource
US5652529A (en) * 1995-06-02 1997-07-29 International Business Machines Corporation Programmable array clock/reset resource
US5646546A (en) * 1995-06-02 1997-07-08 International Business Machines Corporation Programmable logic cell having configurable gates and multiplexers
US5631578A (en) * 1995-06-02 1997-05-20 International Business Machines Corporation Programmable array interconnect network
US5646544A (en) * 1995-06-05 1997-07-08 International Business Machines Corporation System and method for dynamically reconfiguring a programmable gate array
GB2305759A (en) * 1995-09-30 1997-04-16 Pilkington Micro Electronics Semi-conductor integrated circuit
US5731712A (en) * 1995-11-09 1998-03-24 Welch; John T. Programmable gate array for relay ladder logic
US5734582A (en) * 1995-12-12 1998-03-31 International Business Machines Corporation Method and system for layout and schematic generation for heterogeneous arrays
US7266725B2 (en) 2001-09-03 2007-09-04 Pact Xpp Technologies Ag Method for debugging reconfigurable architectures
US5894228A (en) 1996-01-10 1999-04-13 Altera Corporation Tristate structures for programmable logic devices
US6882177B1 (en) 1996-01-10 2005-04-19 Altera Corporation Tristate structures for programmable logic devices
US5744980A (en) * 1996-02-16 1998-04-28 Actel Corporation Flexible, high-performance static RAM architecture for field-programmable gate arrays
US5694058A (en) * 1996-03-20 1997-12-02 Altera Corporation Programmable logic array integrated circuits with improved interconnection conductor utilization
US5694056A (en) * 1996-04-01 1997-12-02 Xilinx, Inc. Fast pipeline frame full detector
US5835998A (en) * 1996-04-04 1998-11-10 Altera Corporation Logic cell for programmable logic devices
US5872463A (en) * 1996-04-04 1999-02-16 Altera Corporation Routing in programmable logic devices using shared distributed programmable logic connectors
US5894565A (en) 1996-05-20 1999-04-13 Atmel Corporation Field programmable gate array with distributed RAM and increased cell utilization
US5952847A (en) * 1996-06-25 1999-09-14 Actel Corporation Multiple logic family compatible output driver
US6034547A (en) * 1996-09-04 2000-03-07 Advantage Logic, Inc. Method and apparatus for universal program controlled bus
US6624658B2 (en) * 1999-02-04 2003-09-23 Advantage Logic, Inc. Method and apparatus for universal program controlled bus architecture
US5781032A (en) * 1996-09-09 1998-07-14 International Business Machines Corporation Programmable inverter circuit used in a programmable logic cell
US5880597A (en) * 1996-09-18 1999-03-09 Altera Corporation Interleaved interconnect for programmable logic array devices
US6300794B1 (en) * 1996-10-10 2001-10-09 Altera Corporation Programmable logic device with hierarchical interconnection resources
US5977793A (en) * 1996-10-10 1999-11-02 Altera Corporation Programmable logic device with hierarchical interconnection resources
US5999016A (en) * 1996-10-10 1999-12-07 Altera Corporation Architectures for programmable logic devices
DE19651075A1 (de) 1996-12-09 1998-06-10 Pact Inf Tech Gmbh Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen
DE19654595A1 (de) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh I0- und Speicherbussystem für DFPs sowie Bausteinen mit zwei- oder mehrdimensionaler programmierbaren Zellstrukturen
DE19654593A1 (de) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh Umkonfigurierungs-Verfahren für programmierbare Bausteine zur Laufzeit
US6025741A (en) * 1996-12-23 2000-02-15 International Business Machines Corporation Conditional restore for execution unit
DE19654846A1 (de) 1996-12-27 1998-07-09 Pact Inf Tech Gmbh Verfahren zum selbständigen dynamischen Umladen von Datenflußprozessoren (DFPs) sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen (FPGAs, DPGAs, o. dgl.)
JP3961028B2 (ja) 1996-12-27 2007-08-15 ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト データフロープロセッサ（ｄｆｐ）の自動的なダイナミックアンロード方法並びに２次元または３次元のプログラミング可能なセルストラクチャを有するモジュール（ｆｐｇａ，ｄｐｇａ等）
US5936426A (en) 1997-02-03 1999-08-10 Actel Corporation Logic function module for field programmable array
US6542998B1 (en) 1997-02-08 2003-04-01 Pact Gmbh Method of self-synchronization of configurable elements of a programmable module
DE19704728A1 (de) 1997-02-08 1998-08-13 Pact Inf Tech Gmbh Verfahren zur Selbstsynchronisation von konfigurierbaren Elementen eines programmierbaren Bausteines
DE19704742A1 (de) 1997-02-11 1998-09-24 Pact Inf Tech Gmbh Internes Bussystem für DFPs, sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen, zur Bewältigung großer Datenmengen mit hohem Vernetzungsaufwand
US5999015A (en) * 1997-02-20 1999-12-07 Altera Corporation Logic region resources for programmable logic devices
US6127844A (en) 1997-02-20 2000-10-03 Altera Corporation PCI-compatible programmable logic devices
US5982195A (en) * 1997-02-20 1999-11-09 Altera Corporation Programmable logic device architectures
US7148722B1 (en) 1997-02-20 2006-12-12 Altera Corporation PCI-compatible programmable logic devices
US5963050A (en) 1997-02-26 1999-10-05 Xilinx, Inc. Configurable logic element with fast feedback paths
US5914616A (en) * 1997-02-26 1999-06-22 Xilinx, Inc. FPGA repeatable interconnect structure with hierarchical interconnect lines
US5889411A (en) * 1997-02-26 1999-03-30 Xilinx, Inc. FPGA having logic element carry chains capable of generating wide XOR functions
US6201410B1 (en) 1997-02-26 2001-03-13 Xilinx, Inc. Wide logic gate implemented in an FPGA configurable logic element
US6204689B1 (en) 1997-02-26 2001-03-20 Xilinx, Inc. Input/output interconnect circuit for FPGAs
US5920202A (en) * 1997-02-26 1999-07-06 Xilinx, Inc. Configurable logic element with ability to evaluate five and six input functions
US5942913A (en) * 1997-03-20 1999-08-24 Xilinx, Inc. FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines
US6184710B1 (en) 1997-03-20 2001-02-06 Altera Corporation Programmable logic array devices with enhanced interconnectivity between adjacent logic regions
US6110221A (en) * 1997-06-23 2000-08-29 Sun Microsystems, Inc. Repeater blocks adjacent clusters of circuits
US6028447A (en) * 1997-07-24 2000-02-22 Lucent Technologies Inc. FPGA having predictable open-drain drive mode
US8686549B2 (en) 2001-09-03 2014-04-01 Martin Vorbach Reconfigurable elements
US9092595B2 (en) 1997-10-08 2015-07-28 Pact Xpp Technologies Ag Multiprocessor having associated RAM units
US6130555A (en) * 1997-10-13 2000-10-10 Altera Corporation Driver circuitry for programmable logic devices
US6121790A (en) * 1997-10-16 2000-09-19 Altera Corporation Programmable logic device with enhanced multiplexing capabilities in interconnect resources
US6107824A (en) * 1997-10-16 2000-08-22 Altera Corporation Circuitry and methods for internal interconnection of programmable logic devices
US6084427A (en) 1998-05-19 2000-07-04 Altera Corporation Programmable logic devices with enhanced multiplexing capabilities
US6107825A (en) * 1997-10-16 2000-08-22 Altera Corporation Input/output circuitry for programmable logic devices
US6185724B1 (en) 1997-12-02 2001-02-06 Xilinx, Inc. Template-based simulated annealing move-set that improves FPGA architectural feature utilization
US6069490A (en) * 1997-12-02 2000-05-30 Xilinx, Inc. Routing architecture using a direct connect routing mesh
US6046603A (en) * 1997-12-12 2000-04-04 Xilinx, Inc. Method and apparatus for controlling the partial reconfiguration of a field programmable gate array
DE19861088A1 (de) 1997-12-22 2000-02-10 Pact Inf Tech Gmbh Verfahren zur Reparatur von integrierten Schaltkreisen
US6121795A (en) * 1998-02-26 2000-09-19 Xilinx, Inc. Low-voltage input/output circuit with high voltage tolerance
US6020757A (en) * 1998-03-24 2000-02-01 Xilinx, Inc. Slew rate selection circuit for a programmable device
US6549035B1 (en) * 1998-09-15 2003-04-15 Actel Corporation High density antifuse based partitioned FPGA architecture
US6507216B1 (en) 1998-11-18 2003-01-14 Altera Corporation Efficient arrangement of interconnection resources on programmable logic devices
US6215326B1 (en) 1998-11-18 2001-04-10 Altera Corporation Programmable logic device architecture with super-regions having logic regions and a memory region
US7003660B2 (en) 2000-06-13 2006-02-21 Pact Xpp Technologies Ag Pipeline configuration unit protocols and communication
US6407576B1 (en) * 1999-03-04 2002-06-18 Altera Corporation Interconnection and input/output resources for programmable logic integrated circuit devices
EP1228440B1 (de) 1999-06-10 2017-04-05 PACT XPP Technologies AG Sequenz-partitionierung auf zellstrukturen
US6320412B1 (en) 1999-12-20 2001-11-20 Btr, Inc. C/O Corporate Trust Co. Architecture and interconnect for programmable logic circuits
AU2002220600A1 (en) * 2000-10-06 2002-04-15 Pact Informationstechnologie Gmbh Cell system with segmented intermediate cell structure
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
US6990555B2 (en) 2001-01-09 2006-01-24 Pact Xpp Technologies Ag Method of hierarchical caching of configuration data having dataflow processors and modules having two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)
WO2005045692A2 (en) 2003-08-28 2005-05-19 Pact Xpp Technologies Ag Data processing device and method
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
US7581076B2 (en) 2001-03-05 2009-08-25 Pact Xpp Technologies Ag Methods and devices for treating and/or processing data
US9436631B2 (en) 2001-03-05 2016-09-06 Pact Xpp Technologies Ag Chip including memory element storing higher level memory data on a page by page basis
US9552047B2 (en) 2001-03-05 2017-01-24 Pact Xpp Technologies Ag Multiprocessor having runtime adjustable clock and clock dependent power supply
US9250908B2 (en) 2001-03-05 2016-02-02 Pact Xpp Technologies Ag Multi-processor bus and cache interconnection system
US7844796B2 (en) 2001-03-05 2010-11-30 Martin Vorbach Data processing device and method
US7444531B2 (en) 2001-03-05 2008-10-28 Pact Xpp Technologies Ag Methods and devices for treating and processing data
US7210129B2 (en) 2001-08-16 2007-04-24 Pact Xpp Technologies Ag Method for translating programs for reconfigurable architectures
US9141390B2 (en) 2001-03-05 2015-09-22 Pact Xpp Technologies Ag Method of processing data with an array of data processors according to application ID
US7400668B2 (en) 2001-03-22 2008-07-15 Qst Holdings, Llc Method and system for implementing a system acquisition function for use with a communication device
US6836839B2 (en) 2001-03-22 2004-12-28 Quicksilver Technology, Inc. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
US7624204B2 (en) * 2001-03-22 2009-11-24 Nvidia Corporation Input/output controller node in an adaptable computing environment
US7752419B1 (en) 2001-03-22 2010-07-06 Qst Holdings, Llc Method and system for managing hardware resources to implement system functions using an adaptive computing architecture
US7225279B2 (en) * 2002-06-25 2007-05-29 Nvidia Corporation Data distributor in a computation unit forwarding network data to select components in respective communication method type
US7433909B2 (en) 2002-06-25 2008-10-07 Nvidia Corporation Processing architecture for a reconfigurable arithmetic node
US7962716B2 (en) 2001-03-22 2011-06-14 Qst Holdings, Inc. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
US6577678B2 (en) 2001-05-08 2003-06-10 Quicksilver Technology Method and system for reconfigurable channel coding
ATE557344T1 (de) 2001-06-20 2012-05-15 Krass Maren Verfahren und gerät zum partitionieren von grossen rechnerprogrammen
US10031733B2 (en) 2001-06-20 2018-07-24 Scientia Sol Mentis Ag Method for processing data
US7996827B2 (en) 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US7434191B2 (en) 2001-09-03 2008-10-07 Pact Xpp Technologies Ag Router
US8686475B2 (en) 2001-09-19 2014-04-01 Pact Xpp Technologies Ag Reconfigurable elements
US6986021B2 (en) 2001-11-30 2006-01-10 Quick Silver Technology, Inc. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements
US8412915B2 (en) 2001-11-30 2013-04-02 Altera Corporation Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements
US7602740B2 (en) 2001-12-10 2009-10-13 Qst Holdings, Inc. System for adapting device standards after manufacture
US7215701B2 (en) 2001-12-12 2007-05-08 Sharad Sambhwani Low I/O bandwidth method and system for implementing detection and identification of scrambling codes
US20030108012A1 (en) * 2001-12-12 2003-06-12 Quicksilver Technology, Inc. Method and system for detecting and identifying scrambling codes
US7577822B2 (en) 2001-12-14 2009-08-18 Pact Xpp Technologies Ag Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization
US7403981B2 (en) * 2002-01-04 2008-07-22 Quicksilver Technology, Inc. Apparatus and method for adaptive multimedia reception and transmission in communication environments
EP1483682A2 (de) 2002-01-19 2004-12-08 PACT XPP Technologies AG Reconfigurierbarer prozessor
ATE538439T1 (de) 2002-02-18 2012-01-15 Richter Thomas Bussysteme und rekonfigurationsverfahren
US9170812B2 (en) 2002-03-21 2015-10-27 Pact Xpp Technologies Ag Data processing system having integrated pipelined array data processor
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
US7493375B2 (en) 2002-04-29 2009-02-17 Qst Holding, Llc Storage and delivery of device features
US6774667B1 (en) 2002-05-09 2004-08-10 Actel Corporation Method and apparatus for a flexible chargepump scheme for field-programmable gate arrays
US7660984B1 (en) 2003-05-13 2010-02-09 Quicksilver Technology Method and system for achieving individualized protected space in an operating system
US7328414B1 (en) 2003-05-13 2008-02-05 Qst Holdings, Llc Method and system for creating and programming an adaptive computing engine
US7378867B1 (en) 2002-06-04 2008-05-27 Actel Corporation Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers
US6891394B1 (en) * 2002-06-04 2005-05-10 Actel Corporation Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers
US7620678B1 (en) 2002-06-12 2009-11-17 Nvidia Corporation Method and system for reducing the time-to-market concerns for embedded system design
WO2004021176A2 (de) 2002-08-07 2004-03-11 Pact Xpp Technologies Ag Verfahren und vorrichtung zur datenverarbeitung
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
US6765427B1 (en) 2002-08-08 2004-07-20 Actel Corporation Method and apparatus for bootstrapping a programmable antifuse circuit
US8108656B2 (en) 2002-08-29 2012-01-31 Qst Holdings, Llc Task definition for specifying resource requirements
US7434080B1 (en) 2002-09-03 2008-10-07 Actel Corporation Apparatus for interfacing and testing a phase locked loop in a field programmable gate array
AU2003289844A1 (en) 2002-09-06 2004-05-13 Pact Xpp Technologies Ag Reconfigurable sequencer structure
US6750674B1 (en) 2002-10-02 2004-06-15 Actel Corporation Carry chain for use between logic modules in a field programmable gate array
US6885218B1 (en) 2002-10-08 2005-04-26 Actel Corporation Parallel programmable antifuse field programmable gate array device (FPGA) and a method for programming and testing an antifuse FPGA
US7269814B1 (en) 2002-10-08 2007-09-11 Actel Corporation Parallel programmable antifuse field programmable gate array device (FPGA) and a method for programming and testing an antifuse FPGA
US7937591B1 (en) 2002-10-25 2011-05-03 Qst Holdings, Llc Method and system for providing a device which can be adapted on an ongoing basis
US8949576B2 (en) * 2002-11-01 2015-02-03 Nvidia Corporation Arithmetic node including general digital signal processing functions for an adaptive computing machine
US8276135B2 (en) * 2002-11-07 2012-09-25 Qst Holdings Llc Profiling of software and circuit designs utilizing data operation analyses
US6727726B1 (en) 2002-11-12 2004-04-27 Actel Corporation Field programmable gate array architecture including a buffer module and a method of distributing buffer modules in a field programmable gate array
US7225301B2 (en) 2002-11-22 2007-05-29 Quicksilver Technologies External memory controller node
US6946871B1 (en) 2002-12-18 2005-09-20 Actel Corporation Multi-level routing architecture in a field programmable gate array having transmitters and receivers
US6891396B1 (en) 2002-12-27 2005-05-10 Actel Corporation Repeatable block producing a non-uniform routing architecture in a field programmable gate array having segmented tracks
US7385420B1 (en) 2002-12-27 2008-06-10 Actel Corporation Repeatable block producing a non-uniform routing architecture in a field programmable gate array having segmented tracks
US7255437B2 (en) * 2003-10-09 2007-08-14 Howell Thomas A Eyeglasses with activity monitoring
US6838902B1 (en) * 2003-05-28 2005-01-04 Actel Corporation Synchronous first-in/first-out block memory for a field programmable gate array
US6825690B1 (en) 2003-05-28 2004-11-30 Actel Corporation Clock tree network in a field programmable gate array
US7375553B1 (en) 2003-05-28 2008-05-20 Actel Corporation Clock tree network in a field programmable gate array
US6867615B1 (en) 2003-05-30 2005-03-15 Actel Corporation Dedicated input/output first in/first out module for a field programmable gate array
US7385419B1 (en) 2003-05-30 2008-06-10 Actel Corporation Dedicated input/output first in/first out module for a field programmable gate array
US7609297B2 (en) 2003-06-25 2009-10-27 Qst Holdings, Inc. Configurable hardware based digital imaging apparatus
US8296764B2 (en) 2003-08-14 2012-10-23 Nvidia Corporation Internal synchronization control for adaptive integrated circuitry
US7174432B2 (en) 2003-08-19 2007-02-06 Nvidia Corporation Asynchronous, independent and multiple process shared memory system in an adaptive computing architecture
US6975139B2 (en) 2004-03-30 2005-12-13 Advantage Logic, Inc. Scalable non-blocking switching network for programmable logic
US7460529B2 (en) * 2004-07-29 2008-12-02 Advantage Logic, Inc. Interconnection fabric using switching networks in hierarchy
US7627291B1 (en) * 2005-01-21 2009-12-01 Xilinx, Inc. Integrated circuit having a routing element selectively operable to function as an antenna
US9582449B2 (en) 2005-04-21 2017-02-28 Violin Memory, Inc. Interconnection system
US9384818B2 (en) 2005-04-21 2016-07-05 Violin Memory Memory power management
EP2378391A1 (en) 2005-04-21 2011-10-19 Violin Memory, Inc. Interconnection system
US8250503B2 (en) 2006-01-18 2012-08-21 Martin Vorbach Hardware definition method including determining whether to implement a function as hardware or software
US7423453B1 (en) 2006-01-20 2008-09-09 Advantage Logic, Inc. Efficient integrated circuit layout scheme to implement a scalable switching network used in interconnection fabric
US20080182021A1 (en) * 2007-01-31 2008-07-31 Simka Harsono S Continuous ultra-thin copper film formed using a low thermal budget
US7705629B1 (en) * 2008-12-03 2010-04-27 Advantage Logic, Inc. Permutable switching network with enhanced interconnectivity for multicasting signals
US7714611B1 (en) 2008-12-03 2010-05-11 Advantage Logic, Inc. Permutable switching network with enhanced multicasting signals routing for interconnection fabric
US7999570B2 (en) * 2009-06-24 2011-08-16 Advantage Logic, Inc. Enhanced permutable switching network with multicasting signals for interconnection fabric
US9465756B2 (en) * 2009-12-23 2016-10-11 Violin Memory Inc. Configurable interconnection system
EP2601577B1 (en) 2010-08-06 2019-02-13 Frederick Furtek A method and apparatus for a compiler and related components for stream-based computations for a general-purpose, multiple-core system
US11979153B2 (en) 2022-04-29 2024-05-07 Stmicroelectronics (Rousset) Sas Input signal shaping for a programmable logic array
US11855633B2 (en) * 2022-05-27 2023-12-26 Stmicroelectronics (Rousset) Sas Programmable logic array with reliable timing
US11942935B2 (en) 2022-07-08 2024-03-26 Stmicroelectronics (Rousset) Sas Programmable logic block with multiple types of programmable arrays and flexible clock selection

Family Cites Families (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1101851A (en) * 1965-01-20 1968-01-31 Ncr Co Generalized logic circuitry
US3446990A (en) * 1965-12-10 1969-05-27 Stanford Research Inst Controllable logic circuits employing functionally identical gates
US3818252A (en) * 1971-12-20 1974-06-18 Hitachi Ltd Universal logical integrated circuit
US3731073A (en) * 1972-04-05 1973-05-01 Bell Telephone Labor Inc Programmable switching array
US3818452A (en) * 1972-04-28 1974-06-18 Gen Electric Electrically programmable logic circuits
US3912914A (en) * 1972-12-26 1975-10-14 Bell Telephone Labor Inc Programmable switching array
US4034356A (en) * 1975-12-03 1977-07-05 Ibm Corporation Reconfigurable logic array
US4161662A (en) * 1976-01-22 1979-07-17 Motorola, Inc. Standardized digital logic chip
USRE31287E (en) * 1976-02-03 1983-06-21 Massachusetts Institute Of Technology Asynchronous logic array
US4068214A (en) * 1976-02-03 1978-01-10 Massachusetts Institute Of Technology Asynchronous logic array
US4240094A (en) * 1978-03-20 1980-12-16 Harris Corporation Laser-configured logic array
JPS558135A (en) * 1978-07-04 1980-01-21 Mamoru Tanaka Rewritable programable logic array
US4293783A (en) * 1978-11-01 1981-10-06 Massachusetts Institute Of Technology Storage/logic array
US4286904A (en) * 1979-07-16 1981-09-01 Parker Manufacturing Company Wood bit
DE2944794C2 (de) * 1979-11-06 1981-11-12 Siemens AG, 1000 Berlin und 8000 München Breitband-Koppelanordnung
US4451895A (en) * 1980-07-17 1984-05-29 Telesis Corporation Of Delaware, Inc. Interactive computer aided design system
US4431928A (en) * 1981-06-22 1984-02-14 Hewlett-Packard Company Symmetrical programmable logic array
US4467439A (en) * 1981-06-30 1984-08-21 Ibm Corporation OR Product term function in the search array of a PLA
US4422072A (en) * 1981-07-30 1983-12-20 Signetics Corporation Field programmable logic array circuit
US4442508A (en) * 1981-08-05 1984-04-10 General Instrument Corporation Storage cells for use in two conductor data column storage logic arrays
US4566064A (en) * 1982-05-10 1986-01-21 American Microsystems, Inc. Combinational logic structure using PASS transistors
JPS6017932A (ja) * 1983-07-09 1985-01-29 Fujitsu Ltd ゲ−ト・アレイ
US4600846A (en) * 1983-10-06 1986-07-15 Sanders Associates, Inc. Universal logic circuit modules
US4642487A (en) * 1984-09-26 1987-02-10 Xilinx, Inc. Special interconnect for configurable logic array
EP0204034B1 (en) * 1985-04-17 1994-11-09 Xilinx, Inc. Configurable logic array
AU593281B2 (en) * 1985-09-11 1990-02-08 Motorola, Inc. Semi-conductor integrated circuit/systems
US4700187A (en) * 1985-12-02 1987-10-13 Concurrent Logic, Inc. Programmable, asynchronous logic cell and array
US4918440A (en) * 1986-11-07 1990-04-17 Furtek Frederick C Programmable logic cell and array
US5019736A (en) * 1986-11-07 1991-05-28 Concurrent Logic, Inc. Programmable logic cell and array
US4786904A (en) * 1986-12-15 1988-11-22 Zoran Corporation Electronically programmable gate array having programmable interconnect lines
JP2723926B2 (ja) * 1988-09-20 1998-03-09 川崎製鉄株式会社 プログラマブル・ロジツク・デバイス
GB8828828D0 (en) * 1988-12-09 1989-01-18 Pilkington Micro Electronics Semiconductor integrated circuit
IT1225638B (it) * 1988-12-28 1990-11-22 Sgs Thomson Microelectronics Dispositivo logico integrato come una rete di maglie di memorie distribuite
GB8906145D0 (en) * 1989-03-17 1989-05-04 Algotronix Ltd Configurable cellular array
US5212652A (en) * 1989-08-15 1993-05-18 Advanced Micro Devices, Inc. Programmable gate array with improved interconnect structure

Also Published As

Publication number Publication date
US5144166A (en) 1992-09-01
DE69128888T2 (de) 1998-09-10
SG48079A1 (en) 1998-04-17
EP0555353B1 (en) 1998-02-04
JPH06502523A (ja) 1994-03-17
EP0555353A1 (en) 1993-08-18
EP0555353A4 (ko) 1994-02-16
KR100202131B1 (ko) 1999-06-15
DE69128888D1 (de) 1998-03-12
WO1992008286A1 (en) 1992-05-14
ATE163113T1 (de) 1998-02-15
JP3434292B2 (ja) 2003-08-04

Similar Documents

Publication Publication Date Title
KR930703739A (ko) 프로그램가능한 논리쎌과 그 배열
US5528170A (en) Low-skew signal routing in a programmable array
JP3547168B2 (ja) 構成可能ロジックアレイ
US5371422A (en) Programmable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnections between logic elements
US4878200A (en) Product term sharing/allocation in an EPROM array
US4034356A (en) Reconfigurable logic array
US5243238A (en) Configurable cellular array
US6064225A (en) Global signal distribution with reduced routing tracks in an FPGA
CA2116332A1 (en) Programme logic cell and array
ATE6892T1 (de) Programmierbare speicher/logik-matrix.
KR840007306A (ko) 반도체 기억 장치
GB1473029A (en) Logic arrays
US4796224A (en) Layout for stable high speed semiconductor memory device
KR890008833A (ko) 반도체메모리
KR900005451A (ko) 반도체메모리장치
KR970076848A (ko) 집적 회로 메모리
GB1478685A (en) Programmable signal distribution systems
EP0211565A3 (en) Random access memories
US7049846B1 (en) Clock tree network in a field programmable gate array
KR910014937A (ko) 반도체 기억장치
US7545168B2 (en) Clock tree network in a field programmable gate array
US4851717A (en) Master slice integrated circuit capable of high speed operation
KR910008566A (ko) 동기 벡터 프로세서용 제2 인접 통신 네트워크, 시스템 및 방법
US7256613B1 (en) Programmable interconnect architecture for programmable logic devices
US7187203B1 (en) Cascadable memory

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19930503

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19961101

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 19930503

Comment text: Patent Application

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19990128

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19990318

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19990319

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20011204

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20021007

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20040308

Start annual number: 6

End annual number: 6

FPAY Annual fee payment

Payment date: 20041213

Year of fee payment: 7

PR1001 Payment of annual fee

Payment date: 20041213

Start annual number: 7

End annual number: 7

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

Termination category: Default of registration fee

Termination date: 20070210