KR930018863A - 적응 위상 고정 루프 - Google Patents
적응 위상 고정 루프 Download PDFInfo
- Publication number
- KR930018863A KR930018863A KR1019930002420A KR930002420A KR930018863A KR 930018863 A KR930018863 A KR 930018863A KR 1019930002420 A KR1019930002420 A KR 1019930002420A KR 930002420 A KR930002420 A KR 930002420A KR 930018863 A KR930018863 A KR 930018863A
- Authority
- KR
- South Korea
- Prior art keywords
- samples
- generating
- signal
- polarity
- error signal
- Prior art date
Links
- 230000003044 adaptive effect Effects 0.000 title 1
- 230000010355 oscillation Effects 0.000 claims 5
- 238000000034 method Methods 0.000 claims 2
- 238000005070 sampling Methods 0.000 claims 1
- 230000000903 blocking effect Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 2
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S331/00—Oscillators
- Y10S331/02—Phase locked loop having lock indicating or detecting means
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronizing For Television (AREA)
- Processing Of Color Television Signals (AREA)
Abstract
가변 오실레이터와, 상기 가변 오실레이터를 제어하기 위한 위상 및 주파수 에러 신호를 발생시키는 장치를 PLL시스템은 주파수 에러 신호의 극성에 응답하여 PLL 시스템의 주파수 위상 고정이 이루어질때 가변 오실레이터로부터의 주파수 애러 신호를 선택적으로 차단시키는 장치를 구비하고 있다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명이 이용될 수 있는 시스템의 블럭도.
제2도는 본 발명을 구체화한 위상 고정 루프의 개략도이다.
Claims (5)
- 발진신호를 발생시키는 가변 오실레이터와; 츄가의 신호 소스와; 상기 발진 신호에 의해 결정되는 순간에 상기 추가 신호를 샘플링하여 상기 추가 신호의 샘플들을 제공하는 수단과; 상기 샘플들에 응답하여 상기 가변 오실레이터의 발진율을 제어하기 위한 위상 에러 신호 및 주파수 에러 신호를 발생시키는 수단을 구비하는 상기 추가의 신호 성분에 위상 고정되는 상기 발진 신호를 발생시키기 위한 위상 고정루프에 있어서, 상기 각 샘플들의 극성에 응답하여 상기 발진 신호가 상기 추가 신호 성분과의 소정의 주파수 관계가 이루어질때 상기 주파수 에러 신호가 상기 가변 오실레이터를 제어하지 못하도록 금지하는 수단을 구비하는 것을 특징으로 하는위상 고정 루프.
- 제1항에 있어서, 상기 샘플들은 값 비트들과 하나의 극성 비트를 포함하는 멀티비트 샘플이고; 사익 위상 및 주파수 에러 신호를 발생시키는 수단은 상기 샘플들의 누산값을 발생시키는 수단을 포함하며; 상기 금지 수단은 상기 누산된 샘플들의 극성 비트에 따라 상기 주파수 에러 신호를 상기 가변 오실레이터로 통과시커거나 통과 시키지 않는 게이팅 수단을 포함하는 것을 특징으로 하는 위상 고정 루프.
- 제2항에 있어서, 상기 금지 수단은 소정의 간격에서 발생된 상기 누산된 샘플들의 극성 비트를 비교하여 비교된 극성 비트가 동일한 경우에는 제1상태의 논리값을 발생시키고, 동일하지 않을 경우에는 제2상태의 논리값을 발생시키는 수단을 추가로 포함하는 것을 특징으로 하는 위상 고정 루프.
- 제3항에 있어서, 상기 금지 수단은, 소정의 시간 주기 간격동안 상기 제1상태 및 제2상태중 어느 한 상태의 발생 횟수를 계산하여 그 계산값을 발생시키는 수단과; 상기 계산값이 소정의 값을 초과할 경우, 상기 게이팅 수단으로 하여금 상기 주파수 에러 신호를 통과시키게 하는 신호를 발생시키는 수단을 추가로 포함하는 것을 특징으로 하는 위상 고정 루프.
- 제3항에 있어서, 상기 비교 수단은, 상기 누산된 샘플들의 극성 비트를 수신하게끔 접속된 입력단자와, 상기 누산된 샘플들의 극성 비트를 상기 소정의 간격만큼 지연시켜 제공하기 위한 출력 단자를 갖는 지연수단과; 상기 지연 수단의 입력 및 출력 단자에 접속된 제1 및 제2입력 단자를 갖는 배타적 OR회로를 포함하는 것을 특징으로 하는 위상 고정 루프.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US841,115 | 1992-02-25 | ||
US07/841,115 US5159292A (en) | 1992-02-25 | 1992-02-25 | Adaptive phase locked loop |
Publications (2)
Publication Number | Publication Date |
---|---|
KR930018863A true KR930018863A (ko) | 1993-09-22 |
KR100258643B1 KR100258643B1 (ko) | 2000-06-15 |
Family
ID=25284051
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019930002420A KR100258643B1 (ko) | 1992-02-25 | 1993-02-22 | 적응 위상 고정루프 |
Country Status (11)
Country | Link |
---|---|
US (1) | US5159292A (ko) |
EP (1) | EP0557856B1 (ko) |
JP (1) | JP3296618B2 (ko) |
KR (1) | KR100258643B1 (ko) |
CN (1) | CN1033349C (ko) |
DE (1) | DE69318747T2 (ko) |
ES (1) | ES2116361T3 (ko) |
FI (1) | FI110041B (ko) |
MY (1) | MY109097A (ko) |
SG (1) | SG52884A1 (ko) |
TR (1) | TR28311A (ko) |
Families Citing this family (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4102993A1 (de) * | 1991-02-01 | 1992-08-06 | Philips Patentverwaltung | Schaltungsanordnung zur zeitbasis-transformation eines digitalen bildsignals |
DE69405095T2 (de) * | 1993-04-20 | 1997-12-11 | Rca Thomson Licensing Corp | Phasenregelkreis mit detektion der fehlerkonsistenz |
US5574407A (en) * | 1993-04-20 | 1996-11-12 | Rca Thomson Licensing Corporation | Phase lock loop with error consistency detector |
US5610560A (en) * | 1993-04-20 | 1997-03-11 | Rca Thomson Licensing Corporation | Oscillator with switched reactive elements |
US5574406A (en) * | 1993-04-20 | 1996-11-12 | Rca Thomson Licensing Corporation | Phase lock loop with error measurement and correction in alternate periods |
US5614870A (en) * | 1993-04-20 | 1997-03-25 | Rca Thomson Licensing Corporation | Phase lock loop with idle mode of operation during vertical blanking |
US5625358A (en) * | 1993-09-13 | 1997-04-29 | Analog Devices, Inc. | Digital phase-locked loop utilizing a high order sigma-delta modulator |
JPH0787525A (ja) * | 1993-09-13 | 1995-03-31 | Matsushita Electric Ind Co Ltd | 自動位相制御装置 |
CA2130871C (en) * | 1993-11-05 | 1999-09-28 | John M. Alder | Method and apparatus for a phase-locked loop circuit with holdover mode |
US5742191A (en) * | 1993-12-08 | 1998-04-21 | Thomson Consumer Electronics, Inc. | D/A for controlling an oscillator in a phase locked loop |
WO1995016309A1 (en) * | 1993-12-08 | 1995-06-15 | Thomson Consumer Electronics, Inc. | D/a for controlling an oscillator in a phase locked loop |
JP3275222B2 (ja) * | 1994-03-04 | 2002-04-15 | 富士通株式会社 | 位相同期発振器 |
US5576904A (en) * | 1994-09-27 | 1996-11-19 | Cirrus Logic, Inc. | Timing gradient smoothing circuit in a synchronous read channel |
US5732002A (en) * | 1995-05-23 | 1998-03-24 | Analog Devices, Inc. | Multi-rate IIR decimation and interpolation filters |
US5539357A (en) * | 1995-09-15 | 1996-07-23 | Thomson Consumer Electronics, Inc. | Phase locked loop |
US5703656A (en) * | 1995-12-12 | 1997-12-30 | Trw Inc. | Digital phase error detector for locking to color subcarrier of video signals |
EP0822682A1 (en) * | 1996-07-05 | 1998-02-04 | Deutsche Thomson-Brandt Gmbh | Method for the frequency correction of multicarrier signals and related apparatus |
EP0831483B1 (en) * | 1996-09-24 | 2002-08-28 | Hewlett-Packard Company, A Delaware Corporation | Data processing apparatus and methods |
GB9828196D0 (en) | 1998-12-21 | 1999-02-17 | Northern Telecom Ltd | Phase locked loop clock extraction |
US8149048B1 (en) | 2000-10-26 | 2012-04-03 | Cypress Semiconductor Corporation | Apparatus and method for programmable power management in a programmable analog circuit block |
US8103496B1 (en) | 2000-10-26 | 2012-01-24 | Cypress Semicondutor Corporation | Breakpoint control in an in-circuit emulation system |
US8176296B2 (en) | 2000-10-26 | 2012-05-08 | Cypress Semiconductor Corporation | Programmable microcontroller architecture |
US7765095B1 (en) | 2000-10-26 | 2010-07-27 | Cypress Semiconductor Corporation | Conditional branching in an in-circuit emulation system |
US8160864B1 (en) | 2000-10-26 | 2012-04-17 | Cypress Semiconductor Corporation | In-circuit emulator and pod synchronized boot |
US6724220B1 (en) | 2000-10-26 | 2004-04-20 | Cyress Semiconductor Corporation | Programmable microcontroller architecture (mixed analog/digital) |
US6959317B1 (en) | 2001-04-27 | 2005-10-25 | Semtech Corporation | Method and apparatus for increasing processing performance of pipelined averaging filters |
US7039148B1 (en) | 2001-04-27 | 2006-05-02 | Semtech Corporation | Phase detector and signal locking system controller |
US6429707B1 (en) * | 2001-04-27 | 2002-08-06 | Semtech Corporation | Reference signal switchover clock output controller |
US6744323B1 (en) * | 2001-08-30 | 2004-06-01 | Cypress Semiconductor Corp. | Method for phase locking in a phase lock loop |
US7406674B1 (en) | 2001-10-24 | 2008-07-29 | Cypress Semiconductor Corporation | Method and apparatus for generating microcontroller configuration information |
US8078970B1 (en) | 2001-11-09 | 2011-12-13 | Cypress Semiconductor Corporation | Graphical user interface with user-selectable list-box |
US8042093B1 (en) | 2001-11-15 | 2011-10-18 | Cypress Semiconductor Corporation | System providing automatic source code generation for personalization and parameterization of user modules |
US8069405B1 (en) | 2001-11-19 | 2011-11-29 | Cypress Semiconductor Corporation | User interface for efficiently browsing an electronic document using data-driven tabs |
US7844437B1 (en) | 2001-11-19 | 2010-11-30 | Cypress Semiconductor Corporation | System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit |
US6971004B1 (en) | 2001-11-19 | 2005-11-29 | Cypress Semiconductor Corp. | System and method of dynamically reconfiguring a programmable integrated circuit |
US7774190B1 (en) | 2001-11-19 | 2010-08-10 | Cypress Semiconductor Corporation | Sleep and stall in an in-circuit emulation system |
US7770113B1 (en) | 2001-11-19 | 2010-08-03 | Cypress Semiconductor Corporation | System and method for dynamically generating a configuration datasheet |
US8103497B1 (en) | 2002-03-28 | 2012-01-24 | Cypress Semiconductor Corporation | External interface for event architecture |
US7308608B1 (en) | 2002-05-01 | 2007-12-11 | Cypress Semiconductor Corporation | Reconfigurable testing system and method |
US7761845B1 (en) | 2002-09-09 | 2010-07-20 | Cypress Semiconductor Corporation | Method for parameterizing a user module |
US7049869B2 (en) * | 2003-09-02 | 2006-05-23 | Gennum Corporation | Adaptive lock position circuit |
US7295049B1 (en) | 2004-03-25 | 2007-11-13 | Cypress Semiconductor Corporation | Method and circuit for rapid alignment of signals |
US8286125B2 (en) | 2004-08-13 | 2012-10-09 | Cypress Semiconductor Corporation | Model for a hardware device-independent method of defining embedded firmware for programmable systems |
US8069436B2 (en) | 2004-08-13 | 2011-11-29 | Cypress Semiconductor Corporation | Providing hardware independence to automate code generation of processing device firmware |
US7332976B1 (en) | 2005-02-04 | 2008-02-19 | Cypress Semiconductor Corporation | Poly-phase frequency synthesis oscillator |
US7400183B1 (en) | 2005-05-05 | 2008-07-15 | Cypress Semiconductor Corporation | Voltage controlled oscillator delay cell and method |
US8089461B2 (en) | 2005-06-23 | 2012-01-03 | Cypress Semiconductor Corporation | Touch wake for electronic devices |
US8085067B1 (en) | 2005-12-21 | 2011-12-27 | Cypress Semiconductor Corporation | Differential-to-single ended signal converter circuit and method |
US8067948B2 (en) | 2006-03-27 | 2011-11-29 | Cypress Semiconductor Corporation | Input/output multiplexer bus |
US7737724B2 (en) | 2007-04-17 | 2010-06-15 | Cypress Semiconductor Corporation | Universal digital block interconnection and channel routing |
US8026739B2 (en) | 2007-04-17 | 2011-09-27 | Cypress Semiconductor Corporation | System level interconnect with programmable switching |
US9564902B2 (en) | 2007-04-17 | 2017-02-07 | Cypress Semiconductor Corporation | Dynamically configurable and re-configurable data path |
US8040266B2 (en) | 2007-04-17 | 2011-10-18 | Cypress Semiconductor Corporation | Programmable sigma-delta analog-to-digital converter |
US8092083B2 (en) | 2007-04-17 | 2012-01-10 | Cypress Semiconductor Corporation | Temperature sensor with digital bandgap |
US8516025B2 (en) | 2007-04-17 | 2013-08-20 | Cypress Semiconductor Corporation | Clock driven dynamic datapath chaining |
US8130025B2 (en) | 2007-04-17 | 2012-03-06 | Cypress Semiconductor Corporation | Numerical band gap |
US8266575B1 (en) | 2007-04-25 | 2012-09-11 | Cypress Semiconductor Corporation | Systems and methods for dynamically reconfiguring a programmable system on a chip |
US8065653B1 (en) | 2007-04-25 | 2011-11-22 | Cypress Semiconductor Corporation | Configuration of programmable IC design elements |
US9720805B1 (en) | 2007-04-25 | 2017-08-01 | Cypress Semiconductor Corporation | System and method for controlling a target device |
US8049569B1 (en) | 2007-09-05 | 2011-11-01 | Cypress Semiconductor Corporation | Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes |
US9448964B2 (en) | 2009-05-04 | 2016-09-20 | Cypress Semiconductor Corporation | Autonomous control in a programmable system |
US9225562B2 (en) | 2012-02-27 | 2015-12-29 | Intel Deutschland Gmbh | Digital wideband closed loop phase modulator with modulation gain calibration |
EP3096460B1 (en) * | 2015-05-20 | 2019-11-06 | Nxp B.V. | Phase locked loop with lock detector |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4491862A (en) * | 1982-06-15 | 1985-01-01 | Itt Industries, Inc. | Color-television receiver with at least one digital integrated circuit for processing the composite color signal |
DE3432313A1 (de) * | 1984-09-03 | 1986-03-13 | Philips Patentverwaltung Gmbh, 2000 Hamburg | Schaltungsanordnung zum synchronisieren eines signals |
US4605908A (en) * | 1985-12-23 | 1986-08-12 | Motorola, Inc. | Disable circuit for a phase locked loop discriminator circuit |
US4884040A (en) * | 1988-09-26 | 1989-11-28 | Rca Licensing Corporation | Sampled data phase locking system |
US4929918A (en) * | 1989-06-07 | 1990-05-29 | International Business Machines Corporation | Setting and dynamically adjusting VCO free-running frequency at system level |
-
1992
- 1992-02-25 US US07/841,115 patent/US5159292A/en not_active Expired - Lifetime
-
1993
- 1993-01-28 MY MYPI93000136A patent/MY109097A/en unknown
- 1993-02-16 DE DE69318747T patent/DE69318747T2/de not_active Expired - Lifetime
- 1993-02-16 SG SG1996012340A patent/SG52884A1/en unknown
- 1993-02-16 ES ES93102376T patent/ES2116361T3/es not_active Expired - Lifetime
- 1993-02-16 EP EP93102376A patent/EP0557856B1/en not_active Expired - Lifetime
- 1993-02-22 KR KR1019930002420A patent/KR100258643B1/ko not_active IP Right Cessation
- 1993-02-23 TR TR00151/93A patent/TR28311A/xx unknown
- 1993-02-24 FI FI930820A patent/FI110041B/fi not_active IP Right Cessation
- 1993-02-24 CN CN93101047A patent/CN1033349C/zh not_active Expired - Fee Related
- 1993-02-24 JP JP06107493A patent/JP3296618B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
FI930820A (fi) | 1993-08-26 |
SG52884A1 (en) | 1998-09-28 |
KR100258643B1 (ko) | 2000-06-15 |
EP0557856B1 (en) | 1998-05-27 |
CN1033349C (zh) | 1996-11-20 |
TR28311A (tr) | 1996-04-09 |
CN1076815A (zh) | 1993-09-29 |
JP3296618B2 (ja) | 2002-07-02 |
FI930820A0 (fi) | 1993-02-24 |
EP0557856A2 (en) | 1993-09-01 |
US5159292A (en) | 1992-10-27 |
EP0557856A3 (ko) | 1994-04-27 |
JPH0645921A (ja) | 1994-02-18 |
MY109097A (en) | 1996-12-31 |
ES2116361T3 (es) | 1998-07-16 |
DE69318747D1 (de) | 1998-07-02 |
DE69318747T2 (de) | 1998-09-24 |
FI110041B (fi) | 2002-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930018863A (ko) | 적응 위상 고정 루프 | |
US6049233A (en) | Phase detection apparatus | |
KR910002135A (ko) | 위상차 검출회로 | |
KR940025185A (ko) | 집적 회로 | |
US6496554B1 (en) | Phase lock detection circuit for phase-locked loop circuit | |
US3723889A (en) | Phase and frequency comparator | |
KR830009698A (ko) | 개선된 로크-인을 갖는 위상고정 루우프 | |
JPH07303096A (ja) | ディジタル信号からクロック信号を発生するための装置 | |
KR950022152A (ko) | 위상 고정 루프(pll)회로를 구비하는 신호 처리 장치 | |
KR970701949A (ko) | 비교기 입력 교환 기술을 구비한 위상 편차 프로세서 회로(a phase error processor circuit with a comparator input swapping technique) | |
KR0151261B1 (ko) | 펄스폭 변조 회로 | |
KR930018862A (ko) | 가변적인 펄스폭 위상검파기 | |
KR960036402A (ko) | 디지털 위상 동기 루프의 디바이더 계산 방법 및 그 장치 | |
KR950013046A (ko) | 위상록 루프회로 | |
US6229357B1 (en) | Frequency divider and method | |
KR940027385A (ko) | 비트 클럭 재생장치 | |
US5164684A (en) | Phased-locked oscillation circuit system with measure against shut-off of input clock | |
JPS5845868B2 (ja) | ト−ン復号回路 | |
US5481313A (en) | Burst signal generating circuit of a video processing system | |
KR100487653B1 (ko) | 보호기능을 갖는 지연동기 루프 회로 | |
KR970078025A (ko) | 로킹속도를 개선한 피엘엘 회로 | |
KR960012813A (ko) | 완전한 2차 디지탈 위상 동기 루프 및 그것을 이용한 디스터핑 회로 | |
US20040090250A1 (en) | Phase regulating circuit a time-delay element | |
KR950007297A (ko) | 위상 동기 루프 및 동작 방법 | |
US5625326A (en) | Lock alarm circuit of a synthesizer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20100310 Year of fee payment: 11 |
|
LAPS | Lapse due to unpaid annual fee |