KR930017475A - 반도체 장치와 그 면실장 방법 - Google Patents

반도체 장치와 그 면실장 방법 Download PDF

Info

Publication number
KR930017475A
KR930017475A KR1019930000701A KR930000701A KR930017475A KR 930017475 A KR930017475 A KR 930017475A KR 1019930000701 A KR1019930000701 A KR 1019930000701A KR 930000701 A KR930000701 A KR 930000701A KR 930017475 A KR930017475 A KR 930017475A
Authority
KR
South Korea
Prior art keywords
semiconductor device
parallel
semiconductor
vertically mounted
device block
Prior art date
Application number
KR1019930000701A
Other languages
English (en)
Other versions
KR0150805B1 (ko
Inventor
도시미츠 이시이카와
아츠시 기타무라
Original Assignee
원본미기재
가부시기가이샤 도시바
도시바 마이크로 일렉트로닉스 가부시기가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 원본미기재, 가부시기가이샤 도시바, 도시바 마이크로 일렉트로닉스 가부시기가이샤 filed Critical 원본미기재
Publication of KR930017475A publication Critical patent/KR930017475A/ko
Application granted granted Critical
Publication of KR0150805B1 publication Critical patent/KR0150805B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00—Constructional details common to different types of electric apparatus
    • H05K7/02—Arrangements of circuit components or wiring on supporting structure
    • H05K7/12—Resilient or clamping means for holding component to structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1029—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being a lead frame
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/107—Indirect electrical connections, e.g. via an interposer, a flexible substrate, using TAB
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1076—Shape of the containers
    • H01L2225/1082—Shape of the containers for improving alignment between containers, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10439—Position of a single component
    • H05K2201/10454—Vertically mounted
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10507—Involving several components
    • H05K2201/1053—Mounted components directly electrically connected to each other, i.e. not via the PCB
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10507—Involving several components
    • H05K2201/10537—Attached components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10696—Single-in-line [SIL] package
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3421—Leaded components
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Supply And Installment Of Electrical Components (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

본 발명은 수직 실장형 반도체 장치를 면실장 할때, 복수개의 수직 실장형 반도체 장치를 병렬하고 연결하여 반도체 장치 블록을 형성하고, 이 반도체 장치블록을 면실장한다.
본 발명에 의하면 복수개의 수직 실장형 반도체 장치를 병렬하여 연결한 반도체 장치 블록을 면실장 하므로 리플로우시에 반도체 장치가 넘어져 버리는 일이 없다.

Description

반도체 장치와 그 면실장 방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 제1의 실시예를 나타내는 정면도 및 측면도, 제2도는 제1도의 실시예를 나타내는 정면도 및 측면도, 제3도는 제1의 실시예를 나타내는 사시도.

Claims (9)

  1. 복수개의 수직 실장형의 반도체 장치를 병렬하여 연결한 반도치 장치 블록을 형성하는 공정과; 상기 반도체 장치 블록을 프린트 기판상에 고정하는 공정을 구비하는 것을 특징으로 하는 반도체 장치의 면실장 방법.
  2. 복수개의 수직 실장형의 반도체 장치를 병렬연결하고 또 틈새를 열어서 연결한 반도체 장치 블록을 형성하는 공정과; 상기 반도체 장치 블록을 프린트 기판상에 고정하는 공정을 구비하는 것을 특징으로 하는 반도체 장치의 면실장 방법.
  3. 복수개의 수직 실장형의 반도체 장치를 병렬장치를 끼고 병렬하여 연결한 반도체 장치 블록을 형성하는 공정과; 상기 반도체 장치 블록을 프린트 기판상에 고정하는 공정을 구비하는 것을 특징으로 하는 반도체 장치의 면실장 방법.
  4. 복수개의 수직 실장형의 반도체 장치를 병렬장치를 틀을 사용하여 병렬하여 고정한 반도체 장치 블록을 형성하는 공정과; 상기 반도체 장치 블록을 프린트 기판상에 고정하는 공정과; 상기 틀을 반도체 장치 블록에서 떼어버리는 공정을 구비하는 것을 특징으로 하는 반도체 장치의 면실장 방법.
  5. 수직실장형의 반도체 장치에 있어서 L자형으로 구부려진 외부리드단자(102)를 지니는 동시에 복수의 상기 반도체 장치를 병렬하여 연결하는 수단을 지니는 것을 특징으로 하는 반도체 장치.
  6. 제5항에 있어서, 상기 연결 수단으로서 상기 반도체 장치의 외면에 형성된 凹凸(403, 405)을 사용하는 것을 특징으로 하는 반도체 장치.
  7. 제5항에 있어서, 상기 연결 수단으로서 상기 반도체 장치에서 노출한 연결수(503)를 사용하는 것을 특징으로 하는 반도체 장치.
  8. 제5항에 있어서, 상기 연결 수단으로서 상기 반도체 장치에 장착된 자석 (603;613, 614)을 사용하는 것을 특징으로 하는 반도체 장치.
  9. 제5항에 있어서, 상기 연결수단으로서 상기 반도체 장체에 형성된 구명(703)과 이 구멍에 통해지는 연결봉(709, 711, 719)을 사용하는 것을 특징으로 하는 반도체 장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019930000701A 1992-01-24 1993-01-20 반도체 장치 및 그 면실장 방법 KR0150805B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP4010441A JP2575566B2 (ja) 1992-01-24 1992-01-24 半導体装置
JP92-010441 1992-01-24

Publications (2)

Publication Number Publication Date
KR930017475A true KR930017475A (ko) 1993-08-30
KR0150805B1 KR0150805B1 (ko) 1998-12-15

Family

ID=11750245

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930000701A KR0150805B1 (ko) 1992-01-24 1993-01-20 반도체 장치 및 그 면실장 방법

Country Status (3)

Country Link
US (2) US5616962A (ko)
JP (1) JP2575566B2 (ko)
KR (1) KR0150805B1 (ko)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0139694B1 (ko) * 1994-05-11 1998-06-01 문정환 솔더 볼을 이용한 반도체 패키지 및 그 제조방법
US5754405A (en) * 1995-11-20 1998-05-19 Mitsubishi Semiconductor America, Inc. Stacked dual in-line package assembly
US5754408A (en) * 1995-11-29 1998-05-19 Mitsubishi Semiconductor America, Inc. Stackable double-density integrated circuit assemblies
US5790381A (en) * 1995-12-15 1998-08-04 Mitsubishi Semiconductor America, Inc. Integrated circuit package assembly
US5817530A (en) * 1996-05-20 1998-10-06 Micron Technology, Inc. Use of conductive lines on the back side of wafers and dice for semiconductor interconnects
US5793116A (en) * 1996-05-29 1998-08-11 Mcnc Microelectronic packaging using arched solder columns
KR19990000698A (ko) * 1997-06-10 1999-01-15 윤종용 고방열 구조를 갖는 반도체 패키지
US5892287A (en) * 1997-08-18 1999-04-06 Texas Instruments Semiconductor device including stacked chips having metal patterned on circuit surface and on edge side of chip
US6048744A (en) 1997-09-15 2000-04-11 Micron Technology, Inc. Integrated circuit package alignment feature
US5944199A (en) * 1997-11-25 1999-08-31 Micron Technology, Inc. Integrated circuit package support system
US6342731B1 (en) * 1997-12-31 2002-01-29 Micron Technology, Inc. Vertically mountable semiconductor device, assembly, and methods
US6222739B1 (en) * 1998-01-20 2001-04-24 Viking Components High-density computer module with stacked parallel-plane packaging
US6147411A (en) * 1998-03-31 2000-11-14 Micron Technology, Inc. Vertical surface mount package utilizing a back-to-back semiconductor device module
US6535393B2 (en) * 1998-12-04 2003-03-18 Micron Technology, Inc. Electrical device allowing for increased device densities
US6264478B1 (en) * 1999-08-05 2001-07-24 Intel Corporation Interlocking socket base for an integrated circuit package
DE60108413T2 (de) * 2000-11-10 2005-06-02 Unitive Electronics, Inc. Verfahren zum positionieren von komponenten mit hilfe flüssiger antriebsmittel und strukturen hierfür
US6991960B2 (en) 2001-08-30 2006-01-31 Micron Technology, Inc. Method of semiconductor device package alignment and method of testing
US7531898B2 (en) * 2002-06-25 2009-05-12 Unitive International Limited Non-Circular via holes for bumping pads and related structures
WO2004001837A2 (en) * 2002-06-25 2003-12-31 Unitive International Limited Methods of forming electronic structures including conductive shunt layers and related structures
US7547623B2 (en) * 2002-06-25 2009-06-16 Unitive International Limited Methods of forming lead free solder bumps
WO2004038798A2 (en) 2002-10-22 2004-05-06 Unitive International Limited Stacked electronic structures including offset substrates
TWI225899B (en) * 2003-02-18 2005-01-01 Unitive Semiconductor Taiwan C Etching solution and method for manufacturing conductive bump using the etching solution to selectively remove barrier layer
US7049216B2 (en) * 2003-10-14 2006-05-23 Unitive International Limited Methods of providing solder structures for out plane connections
TW200603698A (en) 2004-04-13 2006-01-16 Unitive International Ltd Methods of forming solder bumps on exposed metal pads and related structures
JP2006190972A (ja) * 2004-12-08 2006-07-20 Mitsubishi Electric Corp 電力用半導体装置
US20060205170A1 (en) * 2005-03-09 2006-09-14 Rinne Glenn A Methods of forming self-healing metal-insulator-metal (MIM) structures and related devices
KR100800140B1 (ko) 2005-06-27 2008-02-01 주식회사 하이닉스반도체 패키지 스택
US20070126445A1 (en) * 2005-11-30 2007-06-07 Micron Technology, Inc. Integrated circuit package testing devices and methods of making and using same
US7674701B2 (en) 2006-02-08 2010-03-09 Amkor Technology, Inc. Methods of forming metal layers using multi-layer lift-off patterns
US7932615B2 (en) * 2006-02-08 2011-04-26 Amkor Technology, Inc. Electronic devices including solder bumps on compliant dielectric layers
FR2917233B1 (fr) * 2007-06-07 2009-11-06 Commissariat Energie Atomique Integration 3d de composants verticaux dans des substrats reconstitues.
JP5067038B2 (ja) * 2007-06-22 2012-11-07 ソニー株式会社 半導体装置
KR101774938B1 (ko) 2011-08-31 2017-09-06 삼성전자 주식회사 지지대를 갖는 반도체 패키지 및 그 형성 방법
JP2013195384A (ja) * 2012-03-22 2013-09-30 Toshiba Corp 検査装置、検査方法、及び、電子部品の製造方法
JP2014120612A (ja) * 2012-12-17 2014-06-30 Toshiba Corp 半導体装置、およびそれを用いた半導体モジュール

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3184882A (en) * 1962-09-05 1965-05-25 Paul E Vega Magnetic toy blocks
US3594689A (en) * 1967-09-23 1971-07-20 Hopt Kg R & E Building block for electrical or electronic construction kits
US4017963A (en) * 1973-02-26 1977-04-19 Signetics Corporation Semiconductor assembly and method
US4045105A (en) * 1974-09-23 1977-08-30 Advanced Memory Systems, Inc. Interconnected leadless package receptacle
US4080026A (en) * 1976-10-28 1978-03-21 Richard Gianni Multi-level socket for an integrated circuit
US4224637A (en) * 1978-08-10 1980-09-23 Minnesota Mining And Manufacturing Company Leaded mounting and connector unit for an electronic device
US4426689A (en) * 1979-03-12 1984-01-17 International Business Machines Corporation Vertical semiconductor integrated circuit chip packaging
JPS58178547A (ja) * 1982-04-12 1983-10-19 Matsushita Electric Ind Co Ltd 電気部品組立体およびその製造方法
WO1993013557A1 (en) * 1985-02-14 1993-07-08 Yoshiyuki Sato Structure for mounting the semiconductor chips in a three-dimensional manner
US4661886A (en) * 1985-10-03 1987-04-28 Burroughs Corporation Magnetically sealed multichip integrated circuit package
JPS62293749A (ja) * 1986-06-13 1987-12-21 Nippon Telegr & Teleph Corp <Ntt> 半導体装置の３次元的実装構造およびその製造方法
US4764846A (en) * 1987-01-05 1988-08-16 Irvine Sensors Corporation High density electronic package comprising stacked sub-modules
JPS63186457A (ja) * 1987-01-29 1988-08-02 Hitachi Ltd 半導体装置及びその製造方法
JPS6439676U (ko) * 1987-09-03 1989-03-09
JPH01133393A (ja) * 1987-11-18 1989-05-25 Matsushita Electric Ind Co Ltd 電子部品の実装法
US4855809A (en) * 1987-11-24 1989-08-08 Texas Instruments Incorporated Orthogonal chip mount system module and method
US5198888A (en) * 1987-12-28 1993-03-30 Hitachi, Ltd. Semiconductor stacked device
JPH0617354Y2 (ja) * 1988-02-03 1994-05-02 富士電機株式会社 発熱素子の取付装置
US4975763A (en) * 1988-03-14 1990-12-04 Texas Instruments Incorporated Edge-mounted, surface-mount package for semiconductor integrated circuit devices
JPH0226267U (ko) * 1988-08-04 1990-02-21
US5107586A (en) * 1988-09-27 1992-04-28 General Electric Company Method for interconnecting a stack of integrated circuits at a very high density
JP2885414B2 (ja) * 1989-03-13 1999-04-26 株式会社日立製作所 半導体装置、その実装方法および電子装置
JPH02146867U (ko) * 1989-05-11 1990-12-13
US5065277A (en) * 1990-07-13 1991-11-12 Sun Microsystems, Inc. Three dimensional packaging arrangement for computer systems and the like
US5086018A (en) * 1991-05-02 1992-02-04 International Business Machines Corporation Method of making a planarized thin film covered wire bonded semiconductor package
US5239447A (en) * 1991-09-13 1993-08-24 International Business Machines Corporation Stepped electronic device package
JP3056187U (ja) * 1998-06-01 1999-02-12 悟史 中島 市販ドリンク缶の飲み口清潔シート

Also Published As

Publication number Publication date
US5773321A (en) 1998-06-30
KR0150805B1 (ko) 1998-12-15
JPH05206688A (ja) 1993-08-13
US5616962A (en) 1997-04-01
JP2575566B2 (ja) 1997-01-29

Similar Documents

Publication Publication Date Title
KR930017475A (ko) 반도체 장치와 그 면실장 방법
IT8022777A0 (it) Dispositivo per lo smontaggio nondistributivo d&#39;un componente elettronico modlere saldato mediante una pluraliya&#39; di terminali di raccordo su un substrato.
BE894184A (fr) Appareil pour le montage d&#39;elements de circuir du type &#34;puce&#34; sur des plaquettes de circuits imprime
KR870003681A (ko) 리드(lead)를 갖는 전기부품
KR920022470A (ko) 홀더를 갖는 반도체장치 유니트 및 이를 이용한 반도체 장치의 장착방법
DE68918794T2 (de) Gedruckte Schaltung für die Montage in der Hinterebene eines Kartengestellrahmens.
KR860001681A (ko) 플레트-리드 포장형 전자소자의 장착구조
KR0156017B1 (ko) 지주 지지 구조
KR950034708A (ko) 인쇄 회로 기판의 양면에 설치된 수직 패키지
FR2696040B1 (fr) Appareil interrupteur à contacts pour montage sur circuit imprimé.
FR2525852B1 (fr) Appareil de montage de broches de section carree sur des plaquettes de circuit imprime
KR950034925A (ko) 기판실장형 전기커넥터
DE59814036D1 (de) Sub-D-Stecker in SMD-Technik
KR950015728A (ko) 표면 실장형 반도체 장치
US3714514A (en) Circuit board arrangement including socket members mounted on the circuit board for holding capacitors having rounded bottoms
JPH03129866A (ja) 半導体装置
KR890013970A (ko) 프린트 기판 제조장치
MX152772A (es) Mejoras en elementos de contacto electrico
JPH03148165A (ja) Ｐｇａ型半導体装置
JPH0536825U (ja) コンデンサ保護キヤツプ
KR920010873A (ko) 실장효율 향상용 팩키지의 리드배선방법
KR970008544A (ko) 리드가 분리된 노운 굳 다이 검사용 리드프레임
KR930015991A (ko) 표면 실장형 SOP(small Out-line Package)의 PCB 실장구조
KR830006817A (ko) 칩부품 탑재용 프린트기판의 제조방법
ES2090322T3 (es) Metodo para fabricar una tarjeta de circuito impreso.

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
G170 Publication of correction
FPAY Annual fee payment

Payment date: 20090527

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee