KR930015346A - 양극성 상보적 금속 산화 반도체(bicmos)출력 버퍼 노이즈 감소 회로 - Google Patents

양극성 상보적 금속 산화 반도체(bicmos)출력 버퍼 노이즈 감소 회로 Download PDF

Info

Publication number
KR930015346A
KR930015346A KR1019920023176A KR920023176A KR930015346A KR 930015346 A KR930015346 A KR 930015346A KR 1019920023176 A KR1019920023176 A KR 1019920023176A KR 920023176 A KR920023176 A KR 920023176A KR 930015346 A KR930015346 A KR 930015346A
Authority
KR
South Korea
Prior art keywords
output
transistor
cmos
primary
pulldown
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1019920023176A
Other languages
English (en)
Korean (ko)
Inventor
알. 오하네스 제임스
더블유. 클럭키 스테픈
데이비드 핵케 이.
엘. 야브로우 로이
Original Assignee
존 엠. 클락
내쇼날 세미컨덕터 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 존 엠. 클락, 내쇼날 세미컨덕터 코포레이션 filed Critical 존 엠. 클락
Publication of KR930015346A publication Critical patent/KR930015346A/ko
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/09448—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET in combination with bipolar transistors [BIMOS]

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
KR1019920023176A 1991-12-06 1992-12-03 양극성 상보적 금속 산화 반도체(bicmos)출력 버퍼 노이즈 감소 회로 Withdrawn KR930015346A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/803,466 US5233237A (en) 1991-12-06 1991-12-06 Bicmos output buffer noise reduction circuit
US91-803,466 1991-12-06

Publications (1)

Publication Number Publication Date
KR930015346A true KR930015346A (ko) 1993-07-24

Family

ID=25186577

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920023176A Withdrawn KR930015346A (ko) 1991-12-06 1992-12-03 양극성 상보적 금속 산화 반도체(bicmos)출력 버퍼 노이즈 감소 회로

Country Status (6)

Country Link
US (1) US5233237A (enExample)
EP (1) EP0545362A1 (enExample)
JP (1) JPH05327470A (enExample)
KR (1) KR930015346A (enExample)
CA (1) CA2084602A1 (enExample)
TW (1) TW240352B (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63159403U (enExample) * 1987-04-06 1988-10-19
US5015889A (en) * 1989-02-23 1991-05-14 Reay Robert L Schottky enhanced CMOS output circuit
US5489861A (en) * 1993-12-20 1996-02-06 National Semiconductor Corporation High power, edge controlled output buffer
WO1997030398A1 (en) * 1996-02-20 1997-08-21 Intergraph Corporation Apparatus and method for signal handling on gtl-type buses
JP3833199B2 (ja) * 2003-07-24 2006-10-11 沖電気工業株式会社 相補信号発生回路
US7741897B1 (en) * 2008-05-29 2010-06-22 Integrated Device Technology, Inc. Method and apparatus for self gate pumped NMOS high speed switch

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63193720A (ja) * 1987-02-06 1988-08-11 Toshiba Corp 論理回路
JPS63202126A (ja) * 1987-02-17 1988-08-22 Toshiba Corp 論理回路
US4972104A (en) * 1988-06-03 1990-11-20 Fairchild Semiconductor Corporation TTL totem pole anti-simultaneous conduction circuit
JPH0229115A (ja) * 1988-07-19 1990-01-31 Toshiba Corp 出力回路
US4871928A (en) * 1988-08-23 1989-10-03 Motorola Inc. BICMOS driver circuit with complementary outputs
US4961010A (en) * 1989-05-19 1990-10-02 National Semiconductor Corporation Output buffer for reducing switching induced noise
JP2546904B2 (ja) * 1990-01-31 1996-10-23 三菱電機株式会社 半導体論理回路
US5036222A (en) * 1990-02-22 1991-07-30 National Semiconductor Corporation Output buffer circuit with output voltage sensing for reducing switching induced noise
US5081374A (en) * 1990-02-22 1992-01-14 National Semiconductor Corporation Output buffer circuit with signal feed forward for reducing switching induced noise
US5101123A (en) * 1990-06-29 1992-03-31 Texas Instruments Incorporated CMOS to ECL translator circuit and methodology

Also Published As

Publication number Publication date
JPH05327470A (ja) 1993-12-10
TW240352B (enExample) 1995-02-11
CA2084602A1 (en) 1993-06-07
US5233237A (en) 1993-08-03
EP0545362A1 (en) 1993-06-09

Similar Documents

Publication Publication Date Title
JP3415241B2 (ja) 電圧変換器
US4633106A (en) MOS bootstrap push-pull stage
JP3044351B2 (ja) 出力バッファ
US5296765A (en) Driver circuit for sinking current to two supply voltages
JPH04229714A (ja) バッファを有する集積回路
EP0307323B1 (en) Bipolar-complementary metal oxide semiconductor inverter
JPH01288010A (ja) ドライバ回路
JPH0157533B2 (enExample)
JP2959449B2 (ja) 出力回路
JP2001145370A (ja) 駆動回路
JPS60153205A (ja) トーテムポールトランジスタ出力段回路
KR930015346A (ko) 양극성 상보적 금속 산화 반도체(bicmos)출력 버퍼 노이즈 감소 회로
US5570044A (en) BiCMOS output driver with reduced static power consumption
JPH0683058B2 (ja) 出力回路
JP2664834B2 (ja) Ｂｉｃｍｏｓ出力ドライバ
JPH0653800A (ja) 出力回路
JPS61198813A (ja) クロツクジエネレ−タ回路
JPH0245380B2 (enExample)
JP2865481B2 (ja) ＣＢｉＣＭＯＳゲート回路
JPH0681025B2 (ja) ゲ−ト駆動回路
KR920003640A (ko) 저잡음 cmos 드라이버
JPH03248619A (ja) 半導体出力回路
JP2672023B2 (ja) 基板電圧発生回路
JP2836128B2 (ja) 半導体記憶装置
KR970000292Y1 (ko) 저 잡음형 출력 버퍼 회로

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19921203

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid