KR930011112A - How to Form Aluminum Wiring - Google Patents

How to Form Aluminum Wiring Download PDF

Info

Publication number
KR930011112A
KR930011112A KR1019910019935A KR910019935A KR930011112A KR 930011112 A KR930011112 A KR 930011112A KR 1019910019935 A KR1019910019935 A KR 1019910019935A KR 910019935 A KR910019935 A KR 910019935A KR 930011112 A KR930011112 A KR 930011112A
Authority
KR
South Korea
Prior art keywords
aluminum
forming
insulating layer
layer
wiring
Prior art date
Application number
KR1019910019935A
Other languages
Korean (ko)
Other versions
KR950010038B1 (en
Inventor
송승룡
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019910019935A priority Critical patent/KR950010038B1/en
Publication of KR930011112A publication Critical patent/KR930011112A/en
Application granted granted Critical
Publication of KR950010038B1 publication Critical patent/KR950010038B1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

본 발명은 반도체 제조 공정중 금속배선(Interconnection)에 관한 것으로 특히, 알루미늄을 국부 산화시키는 방식을 사용하는 알루미늄 배선 방법에 적당하도록 하는 반도체 제조 공정에 관한 것이다. 이를 위하여 본 발명에서는 알루미늄 배선 형성방법에 있어서, 반도체기판의 절연층 위에, 1차 메탈층으로 알루미늄을 증착시키고 금속배선이 형성될 부분에 PR을 입히고 나머지 부분에 산소를 이온주입하여 산화알루미늄(Al2O3)절연부를 형성하는단계(a)와, 그위에 절연층을 형성하고, 소정부분의 절연층을 식각하여 알루미늄 층위에 VIA홀을 만든 후 2차 메탈층을 형성하는 단계(b)를 포함하는 알루미늄 배선 형성 방법.BACKGROUND OF THE INVENTION 1. Field of the Invention [0001] The present invention relates to metal interconnections during semiconductor manufacturing processes, and more particularly to semiconductor manufacturing processes suitable for aluminum wiring methods using a method of locally oxidizing aluminum. To this end, in the present invention, in the aluminum wiring forming method, aluminum is deposited on the insulating layer of the semiconductor substrate as a primary metal layer, PR is applied to a portion where the metal wiring is to be formed, and oxygen is ion-implanted into the remaining portion of the aluminum oxide (Al 2 O 3 ) forming an insulating part (a), forming an insulating layer thereon, etching a predetermined portion of the insulating layer to form a VIA hole on the aluminum layer, and then forming a secondary metal layer (b). Aluminum wiring formation method containing.

Description

알루미늄 배선 형성방법How to Form Aluminum Wiring

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명의 금속 배선 공정도.2 is a metal wiring process diagram of the present invention.

Claims (1)

알루미늄 배선 형성방법에 있어시, 반도체기판의 절연층 위에, 1차 메탈층으로 알루미늄을 증착시키고 금속배선이 형성될 부분에 PR을 입히고 나머지 부분에 산소를 이온주입하여 산화알루미늡(Al2O3)절연부를 형성하는단계(a)와, 그 위에 절연층을 형성하고, 소정부분의 절연층을 식각하여 알루미늄 층위에 VIA홀를 만든 후 2차 메탈층을 형성하는 단계(b)를 포함하는 알루미늄 배선 형성 방법.In the aluminum wiring forming method, aluminum is deposited on the insulating layer of the semiconductor substrate by the primary metal layer, PR is applied to the portion where the metal wiring is to be formed, and oxygen is ion-implanted into the remaining portion to form an aluminum oxide (Al 2 O 3). Forming an insulating layer, forming an insulating layer thereon, etching a predetermined portion of the insulating layer to form a VIA hole on the aluminum layer, and then forming a secondary metal layer (b). Forming method. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910019935A 1991-11-11 1991-11-11 Aluminium metalizing method KR950010038B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910019935A KR950010038B1 (en) 1991-11-11 1991-11-11 Aluminium metalizing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910019935A KR950010038B1 (en) 1991-11-11 1991-11-11 Aluminium metalizing method

Publications (2)

Publication Number Publication Date
KR930011112A true KR930011112A (en) 1993-06-23
KR950010038B1 KR950010038B1 (en) 1995-09-06

Family

ID=19322558

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910019935A KR950010038B1 (en) 1991-11-11 1991-11-11 Aluminium metalizing method

Country Status (1)

Country Link
KR (1) KR950010038B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6268284B1 (en) * 1998-10-07 2001-07-31 Tokyo Electron Limited In situ titanium aluminide deposit in high aspect ratio features

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100624461B1 (en) * 2005-02-25 2006-09-19 삼성전자주식회사 Nano wire and manfacturing methof for the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6268284B1 (en) * 1998-10-07 2001-07-31 Tokyo Electron Limited In situ titanium aluminide deposit in high aspect ratio features

Also Published As

Publication number Publication date
KR950010038B1 (en) 1995-09-06

Similar Documents

Publication Publication Date Title
KR910003752A (en) Manufacturing Method of Semiconductor Device
KR920018851A (en) Formation method of metal plug
EP0572214A3 (en) Method for fabricating an interconnect structure in an integrated circuit
KR930011112A (en) How to Form Aluminum Wiring
JPS57145340A (en) Manufacture of semiconductor device
JPS6430228A (en) Manufacture of semiconductor device
JPS559415A (en) Semiconductor manufacturing method
JPS6484722A (en) Manufacture of semiconductor device
JPS61141130A (en) Manufacture of semiconductor device
JPS6477961A (en) Manufacture of semiconductor device
KR970023732A (en) Method for forming contact hole in semiconductor device
KR950025875A (en) Method for manufacturing metal contact vias in semiconductor devices
KR970030665A (en) Barrier metal layer formation method of semiconductor device
KR940001378A (en) Manufacturing Method of Semiconductor Device
KR940003565B1 (en) Metal wiring method for semiconductor device
KR950001908A (en) Contact hole formation method of semiconductor device
KR900002402A (en) Semiconductor manufacturing method with reduced toppertage due to field separation
JPS6410647A (en) Manufacture of semiconductor device
KR950021096A (en) Contact hole formation method of semiconductor device
KR940001279A (en) Metal wiring formation method of semiconductor
JPS57124443A (en) Forming method for electrode layer
JPS6473742A (en) Manufacture of semiconductor device
KR970052872A (en) Planarization method of multilayer metal wiring using polysilicon film
KR920010833A (en) Metal wiring formation method of semiconductor device
JPS6445141A (en) Manufacture of semiconductor device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
AMND Amendment
E601 Decision to refuse application
J2X1 Appeal (before the patent court)

Free format text: APPEAL AGAINST DECISION TO DECLINE REFUSAL

G160 Decision to publish patent application
B701 Decision to grant
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20100825

Year of fee payment: 16

LAPS Lapse due to unpaid annual fee