KR920018895A - 트랜지스터의 공통소오스 콘택구조 - Google Patents

트랜지스터의 공통소오스 콘택구조 Download PDF

Info

Publication number
KR920018895A
KR920018895A KR1019910003646A KR910003646A KR920018895A KR 920018895 A KR920018895 A KR 920018895A KR 1019910003646 A KR1019910003646 A KR 1019910003646A KR 910003646 A KR910003646 A KR 910003646A KR 920018895 A KR920018895 A KR 920018895A
Authority
KR
South Korea
Prior art keywords
common source
diffusion region
contact
contact structure
substrate
Prior art date
Application number
KR1019910003646A
Other languages
English (en)
Other versions
KR940001814B1 (ko
Inventor
안병진
김종오
송복남
이영춘
Original Assignee
정몽헌
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정몽헌, 현대전자산업 주식회사 filed Critical 정몽헌
Priority to KR1019910003646A priority Critical patent/KR940001814B1/ko
Publication of KR920018895A publication Critical patent/KR920018895A/ko
Application granted granted Critical
Publication of KR940001814B1 publication Critical patent/KR940001814B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823475MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823418MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

내용 없음

Description

트랜지스터의 공통소오스 콘택구조
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1B도는 제1도의 B-B′를 따라 절단한 반도체 소자의 단면도.
제2도는 제1B도의 구조에서 본 발명에 의해 기판 콘택용 확산영역이 형성되고 소오스와 도전층에 의해 접속된 구조를 도시한 단면도.

Claims (4)

  1. 고집적 반도체 소자의 트랜지스터 셀이 배열되고 실리콘기판 외주면에는 기판접지용 확산영역이 형성되고 다수개의 셀을 한단위로 설정하여 공통소오스에 금속층을 콘택시켜서 접지시키는 반도체 소자에 있어서, 소자동 작시 내부의 트랜지스터에서 발생된 기생 기판전류를 효과적으로 접지시키기 위하여, 액티브영역을 따라 형성되는 공통소오스 확산영역의 중에서 금속층이 콘택되는 예정된 공통소오스 확산영역에 실리콘 기판과 동일타입의 기판콘택용 확산영역을 형성하고, 상기 공통소오스용 확산영역과 기판콘택용 확산영역 상부에 도전층을 형성하여 상호 접속되도록 한다음, 이 도전층에 공통소오스를 접지시키는 금속층을 콘택시킨 것을 특징으로 하는 트랜지스터의 공통소오스 콘택구조.
  2. 제1항에 있어서, 상기 공통소오스용 확산영역과 기판콘택용 확산영역 상부에 형성되는 도전층은 금속실리사이드인 것을 특징으로 하는 트랜지스터의 공통소오스 콘택구조, 공통소오스 콘택구조.
  3. 제1항에 있어서, 상기 공통소오스용 확산영역이 P+형일때 접지콘택용 확산영역은 n+형인 것을 특징으로 하는 트랜지스터의 공통소오스 콘택구조.
  4. 제1항에 있어서, 상기 공통소오스용 확산영역이 n+형일 때 접지콘택용 확산영역은 P+형인 것을 특징으로 하는 트랜지스터의 공통소오스 콘택구조.
    ※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.
KR1019910003646A 1991-03-07 1991-03-07 트랜지스터의 공통소오스 콘택구조 KR940001814B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910003646A KR940001814B1 (ko) 1991-03-07 1991-03-07 트랜지스터의 공통소오스 콘택구조

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910003646A KR940001814B1 (ko) 1991-03-07 1991-03-07 트랜지스터의 공통소오스 콘택구조

Publications (2)

Publication Number Publication Date
KR920018895A true KR920018895A (ko) 1992-10-22
KR940001814B1 KR940001814B1 (ko) 1994-03-09

Family

ID=19311851

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910003646A KR940001814B1 (ko) 1991-03-07 1991-03-07 트랜지스터의 공통소오스 콘택구조

Country Status (1)

Country Link
KR (1) KR940001814B1 (ko)

Also Published As

Publication number Publication date
KR940001814B1 (ko) 1994-03-09

Similar Documents

Publication Publication Date Title
KR830009653A (ko) 집적회로의 보호장치
KR920013780A (ko) 고전압 용도에 적합한 직접 회로 장치
KR950034767A (ko) Mis형 반도체장치
KR880700468A (ko) 반도체 장치
KR860002153A (ko) 반도체 장치
KR850000804A (ko) 반도체 장치
KR960029836A (ko) 액티브 매트릭스 기판 및 그 기판에 사용되는 스위칭 소자
KR950030309A (ko) 반도체장치의 보호회로
KR970067928A (ko) 단락 애노우드 수평형 절연 게이트 바이폴라 트랜지스터
KR960036075A (ko) 반도체 장치
KR850007718A (ko) 반도체 장치
KR900013652A (ko) 감소된 온 저항을 가진 soi구조의 고전압 반도체 장치
KR910019260A (ko) 반도체장치및 그의 제조방법
KR960030394A (ko) 정전보호기능을 갖는 반도체 집적 회로 장치
KR900005595A (ko) 역전압으로부터 모놀리딕 구조를 보호하는 활성 다이오드
KR960032771A (ko) 접합 전계 효과 트랜지스터를 갖는 반도체 장치
KR970004014A (ko) 반도체장치
KR870008392A (ko) 직교식 쌍극성 트랜지스터
KR910020740A (ko) 반도체기억장치
KR970024166A (ko) DRAM 및 로직 회로의 DRAM 전원 및 SCR용 바이모덜 ESD 보호 회로 (Bimodal ESD Protection for DRAM Power Supplies and SCRs for DRAMs and Logic Circuits)
KR930005353A (ko) 전력스위칭용모스트랜지스터
KR960009201A (ko) 전류증폭형 마스크-롬
KR920018895A (ko) 트랜지스터의 공통소오스 콘택구조
KR940008130A (ko) 반도체 장치 및 그 제조 방법
KR840005929A (ko) Mos 트랜지스터 집적회로

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20100224

Year of fee payment: 17

EXPY Expiration of term