KR920003310A - 반도체 집적회로 장치 - Google Patents

반도체 집적회로 장치 Download PDF

Info

Publication number
KR920003310A
KR920003310A KR1019910011665A KR910011665A KR920003310A KR 920003310 A KR920003310 A KR 920003310A KR 1019910011665 A KR1019910011665 A KR 1019910011665A KR 910011665 A KR910011665 A KR 910011665A KR 920003310 A KR920003310 A KR 920003310A
Authority
KR
South Korea
Prior art keywords
integrated circuit
semiconductor integrated
circuit device
pulse signal
pulse
Prior art date
Application number
KR1019910011665A
Other languages
English (en)
Other versions
KR950010141B1 (ko
Inventor
히로시 다카모토
Original Assignee
아오이 죠이치
가부시키가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시키가이샤 도시바 filed Critical 아오이 죠이치
Publication of KR920003310A publication Critical patent/KR920003310A/ko
Application granted granted Critical
Publication of KR950010141B1 publication Critical patent/KR950010141B1/ko

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)

Abstract

내용 없음

Description

반도체 집적회로 장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 1 도는 본 발명에 따른 반도체집적회로장치의 1실시예를 나타낸 회로도,
제 2 도는 제1도에 나타낸 실시예에 따른 칩상의 레이아웃을 나타낸 배치도.

Claims (1)

  1. 어드레스의 각 비트의 변화를 검출하여 검출펄스신호를 출력하는 어드레스트랜지션디텍터(ATD₁~ATD7)와, 상기 검출펄스신호를 복수단의 논리회로를 사용하여 합성해서 등화펄스를 발생시키는 등화펄스발생회로(11~22)를 구비하고 있고, 상기 등화펄스발생회로(11~22)는 상기 검출펄스신호의 합성의 일부를 상기 등화펄스가 작용하는 노드상에서 행하도록 된 것을 특징으로 하는 반도체집적회로장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019910011665A 1990-07-17 1991-07-10 반도체 집적회로장치 KR950010141B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2-188450 1990-07-17
JP2188450A JPH0474384A (ja) 1990-07-17 1990-07-17 半導体集積回路装置

Publications (2)

Publication Number Publication Date
KR920003310A true KR920003310A (ko) 1992-02-29
KR950010141B1 KR950010141B1 (ko) 1995-09-07

Family

ID=16223910

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910011665A KR950010141B1 (ko) 1990-07-17 1991-07-10 반도체 집적회로장치

Country Status (3)

Country Link
US (1) US5335207A (ko)
JP (1) JPH0474384A (ko)
KR (1) KR950010141B1 (ko)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5471157A (en) * 1994-03-31 1995-11-28 Sgs-Thomson Microelectronics, Inc. Integrated circuit with centralized control of edge transition detection pulse generation
KR100253297B1 (ko) * 1997-06-11 2000-04-15 김영환 메모리 소자의 어드레스 천이 검출회로
US5881008A (en) * 1997-09-12 1999-03-09 Artisan Components, Inc. Self adjusting pre-charge delay in memory circuits and methods for making the same
US5883854A (en) * 1997-09-12 1999-03-16 Artisan Components, Inc. Distributed balanced address detection and clock buffer circuitry and methods for making the same
US6163495A (en) * 1999-09-17 2000-12-19 Cypress Semiconductor Corp. Architecture, method(s) and circuitry for low power memories
US7269212B1 (en) * 2000-09-05 2007-09-11 Rambus Inc. Low-latency equalization in multi-level, multi-line communication systems
US8861667B1 (en) 2002-07-12 2014-10-14 Rambus Inc. Clock data recovery circuit with equalizer clock calibration
US7292629B2 (en) * 2002-07-12 2007-11-06 Rambus Inc. Selectable-tap equalizer
US7756591B2 (en) * 2006-04-25 2010-07-13 Pegasus Technologies, Inc. System for optimizing oxygen in a boiler
US8108821B2 (en) * 2010-01-12 2012-01-31 International Business Machines Corporation Reduction of logic and delay through latch polarity inversion

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4630239A (en) * 1985-07-01 1986-12-16 Motorola, Inc. Chip select speed-up circuit for a memory
JP2805761B2 (ja) * 1988-08-29 1998-09-30 日本電気株式会社 スタティックメモリ
JPH0814989B2 (ja) * 1989-05-09 1996-02-14 日本電気株式会社 内部同期型スタティックｒａｍ
US4969125A (en) * 1989-06-23 1990-11-06 International Business Machines Corporation Asynchronous segmented precharge architecture
KR930006622B1 (ko) * 1990-09-04 1993-07-21 삼성전자 주식회사 반도체 메모리장치

Also Published As

Publication number Publication date
US5335207A (en) 1994-08-02
JPH0474384A (ja) 1992-03-09
KR950010141B1 (ko) 1995-09-07

Similar Documents

Publication Publication Date Title
KR920003310A (ko) 반도체 집적회로 장치
KR920010638A (ko) 반도체 기억장치
KR950034777A (ko) 반도체 기억장치
KR850008563A (ko) 반도체 메모리 장치
US5313435A (en) Semiconductor memory device having address transition detector
KR960042733A (ko) 반도체 기억장치의 데이터 입력회로
KR910013285A (ko) 불휘발성 반도체메모리
KR970023404A (ko) 계층적 비트라인 구조를 갖는 반도체 메모리 장치
KR920020493A (ko) 반도체 기억장치
KR910006994A (ko) 센스 앰프회로
KR850008567A (ko) 반도체 집적회로
KR890004496A (ko) 반도체 집적회로
KR920003314A (ko) 반도체 메모리장치
KR890015285A (ko) 반도체집적회로의 오동작방지회로
KR920702574A (ko) 반도체 집적회로
KR900010778A (ko) 반도체 메모리장치
KR850007149A (ko) 어드레스천이 검지회로
KR970023439A (ko) 스탠바이 전류(lsb)의 불량을 발생시키는 비트 라인 검출 회로
KR960039622A (ko) 비중첩 신호 발생 회로
KR920008770A (ko) 동기형 메모리 장치의 타이밍 제어회로
KR20010045945A (ko) 반도체 메모리의 어드레스 천이 검출 회로
KR930702763A (ko) 반도체 기억장치
KR970051390A (ko) 센스 증폭기의 센스 인에이블 신호 발생 회로
KR970051158A (ko) 메모리 디바이스
JPH08180677A (ja) 半導体装置

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20100831

Year of fee payment: 16

EXPY Expiration of term