KR920003269B1 - 듀얼 포트 메모리소자의 모우드 전환방법 - Google Patents

듀얼 포트 메모리소자의 모우드 전환방법 Download PDF

Info

Publication number
KR920003269B1
KR920003269B1 KR1019900006350A KR900006350A KR920003269B1 KR 920003269 B1 KR920003269 B1 KR 920003269B1 KR 1019900006350 A KR1019900006350 A KR 1019900006350A KR 900006350 A KR900006350 A KR 900006350A KR 920003269 B1 KR920003269 B1 KR 920003269B1
Authority
KR
South Korea
Prior art keywords
port
write
serial
mode
read
Prior art date
Application number
KR1019900006350A
Other languages
English (en)
Korean (ko)
Other versions
KR910020557A (ko
Inventor
이장규
Original Assignee
삼성전자 주식회사
김광호
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사, 김광호 filed Critical 삼성전자 주식회사
Priority to KR1019900006350A priority Critical patent/KR920003269B1/ko
Priority to SE9002149A priority patent/SE512454C2/sv
Priority to IT02065090A priority patent/IT1248855B/it
Priority to SU4830360A priority patent/RU2109330C1/ru
Priority to CN90104906A priority patent/CN1019238B/zh
Priority to GB9014079A priority patent/GB2243700B/en
Priority to DE4021600A priority patent/DE4021600C2/de
Priority to NL9001613A priority patent/NL194899C/nl
Priority to FR9009334A priority patent/FR2661770B1/fr
Priority to JP2194692A priority patent/JPH073747B2/ja
Publication of KR910020557A publication Critical patent/KR910020557A/ko
Application granted granted Critical
Publication of KR920003269B1 publication Critical patent/KR920003269B1/ko

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/30—Accessing single arrays
    • G11C29/32—Serial access; Scan testing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Transceivers (AREA)
KR1019900006350A 1990-05-04 1990-05-04 듀얼 포트 메모리소자의 모우드 전환방법 KR920003269B1 (ko)

Priority Applications (10)

Application Number Priority Date Filing Date Title
KR1019900006350A KR920003269B1 (ko) 1990-05-04 1990-05-04 듀얼 포트 메모리소자의 모우드 전환방법
SE9002149A SE512454C2 (sv) 1990-05-04 1990-06-15 Metod för modkonvertering för en minnesanordning med dubbla anslutningar
IT02065090A IT1248855B (it) 1990-05-04 1990-06-15 Metodo per conversione di modo di un dispositivo di memoria a due ingressi
SU4830360A RU2109330C1 (ru) 1990-05-04 1990-06-22 Способ управления работой порта последовательного доступа к видеопамяти
CN90104906A CN1019238B (zh) 1990-05-04 1990-06-25 一种用于双端口存贮装置模式转换的方法
GB9014079A GB2243700B (en) 1990-05-04 1990-06-25 Method for mode conversion of a dual-port memory device
DE4021600A DE4021600C2 (de) 1990-05-04 1990-07-06 Verfahren zum Betriebsartwechsel einer Speichervorrichtung mit zwei Anschlüssen
NL9001613A NL194899C (nl) 1990-05-04 1990-07-16 Werkwijze voor modusomzetting van een geheugeninrichting met twee poorten.
FR9009334A FR2661770B1 (fr) 1990-05-04 1990-07-20 Procede de conversion de mode pour un dispositif de memoire a deux portes d'entree/sortie.
JP2194692A JPH073747B2 (ja) 1990-05-04 1990-07-23 デュアルポートメモリ素子のモード転換方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900006350A KR920003269B1 (ko) 1990-05-04 1990-05-04 듀얼 포트 메모리소자의 모우드 전환방법

Publications (2)

Publication Number Publication Date
KR910020557A KR910020557A (ko) 1991-12-20
KR920003269B1 true KR920003269B1 (ko) 1992-04-27

Family

ID=19298718

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900006350A KR920003269B1 (ko) 1990-05-04 1990-05-04 듀얼 포트 메모리소자의 모우드 전환방법

Country Status (10)

Country Link
JP (1) JPH073747B2 (it)
KR (1) KR920003269B1 (it)
CN (1) CN1019238B (it)
DE (1) DE4021600C2 (it)
FR (1) FR2661770B1 (it)
GB (1) GB2243700B (it)
IT (1) IT1248855B (it)
NL (1) NL194899C (it)
RU (1) RU2109330C1 (it)
SE (1) SE512454C2 (it)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100773063B1 (ko) * 2006-09-12 2007-11-19 엠텍비젼 주식회사 듀얼 포트 메모리 장치, 메모리 장치 및 듀얼 포트 메모리장치 동작 방법
KR100773065B1 (ko) * 2006-09-12 2007-11-19 엠텍비젼 주식회사 듀얼 포트 메모리 장치, 메모리 장치 및 듀얼 포트 메모리장치 동작 방법

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1067477C (zh) * 1996-04-16 2001-06-20 联华电子股份有限公司 以串行编码方式进行芯片组间信号传输的装置

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5589980A (en) * 1978-11-27 1980-07-08 Nec Corp Semiconductor memory unit
US4703449A (en) * 1983-02-28 1987-10-27 Data Translation Inc. Interrupt driven multi-buffer DMA circuit for enabling continuous sequential data transfers
SU1298754A1 (ru) * 1985-03-12 1987-03-23 Войсковая часть 03080 Устройство управлени распределением оперативной пам ти
SU1348860A1 (ru) * 1986-06-25 1987-10-30 Харьковский Институт Радиоэлектроники Им.Акад.М.К.Янгеля Устройство дл управлени пам тью видеоинформации
JPH073757B2 (ja) * 1987-02-25 1995-01-18 三菱電機株式会社 半導体記憶装置
US4817058A (en) * 1987-05-21 1989-03-28 Texas Instruments Incorporated Multiple input/output read/write memory having a multiple-cycle write mask
JPH0760594B2 (ja) * 1987-06-25 1995-06-28 富士通株式会社 半導体記憶装置
JP2793184B2 (ja) * 1987-07-27 1998-09-03 日本電気アイシーマイコンシステム株式会社 半導体記憶装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100773063B1 (ko) * 2006-09-12 2007-11-19 엠텍비젼 주식회사 듀얼 포트 메모리 장치, 메모리 장치 및 듀얼 포트 메모리장치 동작 방법
KR100773065B1 (ko) * 2006-09-12 2007-11-19 엠텍비젼 주식회사 듀얼 포트 메모리 장치, 메모리 장치 및 듀얼 포트 메모리장치 동작 방법

Also Published As

Publication number Publication date
FR2661770B1 (fr) 1994-01-28
SE512454C2 (sv) 2000-03-20
RU2109330C1 (ru) 1998-04-20
NL194899B (nl) 2003-02-03
DE4021600C2 (de) 1994-04-07
NL9001613A (nl) 1991-12-02
KR910020557A (ko) 1991-12-20
IT9020650A1 (it) 1991-12-15
GB2243700B (en) 1994-02-02
GB2243700A (en) 1991-11-06
SE9002149L (sv) 1991-11-05
JPH0414695A (ja) 1992-01-20
IT1248855B (it) 1995-01-30
NL194899C (nl) 2003-06-04
CN1019238B (zh) 1992-11-25
GB9014079D0 (en) 1990-08-15
SE9002149D0 (sv) 1990-06-15
JPH073747B2 (ja) 1995-01-18
FR2661770A1 (fr) 1991-11-08
CN1056361A (zh) 1991-11-20
IT9020650A0 (it) 1990-06-15
DE4021600A1 (de) 1991-11-07

Similar Documents

Publication Publication Date Title
JP4128234B2 (ja) メモリ素子、処理システム、メモリ素子を制御する方法およびダイナミックランダムアクセスメモリを操作する方法
US4987559A (en) Semiconductor memory device having a plurality of access ports
US4891794A (en) Three port random access memory
US4958346A (en) Memory testing device
JPS62287497A (ja) 半導体記憶装置
JPS62262294A (ja) メモリ・システム
KR940006362B1 (ko) 반도체 기억장치와 그 동작방법
US5343425A (en) Semiconductor video memory having multi-ports
JP2593060B2 (ja) ダイナミックランダムアクセスメモリ、ダイナミックランダムアクセスメモリのアクセス方法及びシステム
KR920003269B1 (ko) 듀얼 포트 메모리소자의 모우드 전환방법
JPH08221319A (ja) 半導体記憶装置
JPS63123142A (ja) 半導体記憶装置
JPH03105788A (ja) 半導体記憶装置
KR950009076B1 (ko) 듀얼포트 메모리와 그 제어방법
JPH1092172A (ja) データ読取り／書込み機能を有する半導体メモリ装置
KR19980056135A (ko) 듀얼포트로 동작하는 싱크로너스 디램
JPS61289596A (ja) 半導体記憶装置
JPH07147085A (ja) メモリ装置
JP2545719Y2 (ja) メモリ試験データ選択回路
JPS6151792B2 (it)
JPH0514359B2 (it)
KR920009435B1 (ko) 듀얼 포트 메모리 소자의 데이타 전송방법
JP2710926B2 (ja) 半導体メモリ
KR0167682B1 (ko) 반도체 메모리 장치의 데이타전송 인에이블 신호발생회로
JPH02250183A (ja) 図形描画装置におけるメモリとのインターフェース方法およびその装置

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080401

Year of fee payment: 17

LAPS Lapse due to unpaid annual fee