KR890013753A - 반도체장치 - Google Patents

반도체장치 Download PDF

Info

Publication number
KR890013753A
KR890013753A KR1019890002090A KR890002090A KR890013753A KR 890013753 A KR890013753 A KR 890013753A KR 1019890002090 A KR1019890002090 A KR 1019890002090A KR 890002090 A KR890002090 A KR 890002090A KR 890013753 A KR890013753 A KR 890013753A
Authority
KR
South Korea
Prior art keywords
semiconductor chip
package substrate
semiconductor device
metal shell
metal
Prior art date
Application number
KR1019890002090A
Other languages
English (en)
Other versions
KR920003436B1 (ko
Inventor
마사미치 신도
도시하루 사쿠라이
히데오 다구치
노부 이자와
준이치 오노
히로유키 다카세
Original Assignee
아오이 죠이치
가부시키가이샤 도시바
다케다이 마사다까
도시바 마이콤 엔지니어링 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시키가이샤 도시바, 다케다이 마사다까, 도시바 마이콤 엔지니어링 가부시키가이샤 filed Critical 아오이 죠이치
Publication of KR890013753A publication Critical patent/KR890013753A/ko
Application granted granted Critical
Publication of KR920003436B1 publication Critical patent/KR920003436B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/10Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/14Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/142Metallic substrates having insulating layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/07802Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

내용 없음.

Description

반도체장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 반도체장치의 주요부분을 나타낸 단면도,
제2도는 반도체장치의 정면도,
제3도는 유리에폭시기판을 나타낸 평면도.

Claims (3)

  1. 금속제 패키지기판(1)의 표면에 반도체칩(3)을 탑재하고, 이 반도체칩(3)의 윗쪽을 금속재 쉘(7)로 덮어 그 반도체칩(3)을 기밀상태로 밀봉함과 더불어, 상기 패키지기판(1)의 밑면에 절연체(13)를 부착시켜 구성한 것을 특징으로 하는 반도체장치.
  2. 금속제 패키지기판(1)의 표면에 반도체칩(3)을 탑재하고, 이 반도체칩(3)의 윗쪽을 금속재 쉘(7)로 덮어 그 반도체칩(3)을 기밀상태로 밀봉함과 더불어, 상기 패키지기판(1)의 밑면 및 금속제 쉘(7)의 전표면을 절연체(15)로 피복해서 구성한 것을 특징으로 하는 반도체장치.
  3. 금속제 패키지기판(1)의 표면에 절연성 접착제(18)를 매개하여 반도체칩(3)을 탑재하고, 이 반도체칩(3)의 윗쪽을 금속제 쉘(7)로 덮어 그 반도체칩(3)을 기밀상태로 밀봉하여 구성한 것을 특징으로 하는 반도체장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019890002090A 1988-02-22 1989-02-22 반도체장치 KR920003436B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP63039034A JPH0783070B2 (ja) 1988-02-22 1988-02-22 半導体装置
JP63-39034 1988-02-22
JP63-039034 1988-02-22

Publications (2)

Publication Number Publication Date
KR890013753A true KR890013753A (ko) 1989-09-25
KR920003436B1 KR920003436B1 (ko) 1992-05-01

Family

ID=12541829

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890002090A KR920003436B1 (ko) 1988-02-22 1989-02-22 반도체장치

Country Status (3)

Country Link
EP (1) EP0338213A3 (ko)
JP (1) JPH0783070B2 (ko)
KR (1) KR920003436B1 (ko)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH079953B2 (ja) * 1988-04-13 1995-02-01 株式会社東芝 半導体装置の製造方法
US5103292A (en) * 1989-11-29 1992-04-07 Olin Corporation Metal pin grid array package
US5098864A (en) * 1989-11-29 1992-03-24 Olin Corporation Process for manufacturing a metal pin grid array package
DE69218122T2 (de) * 1991-11-27 1997-06-19 Fujitsu Ltd Anordnung für eine Koaxialleitung
US6262477B1 (en) * 1993-03-19 2001-07-17 Advanced Interconnect Technologies Ball grid array electronic package
JP2797995B2 (ja) * 1995-03-16 1998-09-17 日本電気株式会社 半導体装置
DE19516548A1 (de) * 1995-05-05 1996-11-14 Blaupunkt Werke Gmbh Abdeckkappe für elektronisches Bauelement
US20140238726A1 (en) * 2013-02-28 2014-08-28 Cooper Technologies Company External moisture barrier package for circuit board electrical component

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5227374A (en) * 1975-08-27 1977-03-01 Hitachi Ltd Semiconductor device
US4410927A (en) * 1982-01-21 1983-10-18 Olin Corporation Casing for an electrical component having improved strength and heat transfer characteristics
JPS59172253A (ja) * 1983-03-18 1984-09-28 Mitsubishi Electric Corp 半導体装置
JPS6175548A (ja) * 1984-09-21 1986-04-17 Hitachi Ltd 半導体装置
JPS6323341A (ja) * 1987-07-14 1988-01-30 Toshiba Corp 固体装置及びその製造方法

Also Published As

Publication number Publication date
JPH0783070B2 (ja) 1995-09-06
EP0338213A3 (en) 1990-11-07
EP0338213A2 (en) 1989-10-25
KR920003436B1 (ko) 1992-05-01
JPH01214052A (ja) 1989-08-28

Similar Documents

Publication Publication Date Title
KR880003419A (ko) 반도체 장치
JPS5591145A (en) Production of ceramic package
JPS5745959A (en) Resin-sealed semiconductor device
KR890017802A (ko) 반도체 장치용 리드프레임
KR890013753A (ko) 반도체장치
KR910007094A (ko) 수지밀봉형 반도체장치
GB1214200A (en) Improvements in or relating to semiconductor devices
KR920018880A (ko) 유리봉지형 세라믹 패키지
KR850002676A (ko) 집적회로 칩팩키지
JPS5548940A (en) Semiconductor device
JPS55166941A (en) Semiconductor device
KR900004040A (ko) 반도체 집적회로 디바이스
JPS6441248A (en) Hermetically sealed type semiconductor device
KR910017598A (ko) 반도체 장치의 실장 구조
KR870009468A (ko) 반도체 장치
JPS6489546A (en) Semiconductor device
JPS55140250A (en) Semiconductor device
JPS64988A (en) El display device
KR920010862A (ko) 반도체 장치 및 이것에 사용되는 리드프레임
KR910010686A (ko) 수지밀봉형 반도체장치
JPS647643A (en) Semiconductor device
JPS6441249A (en) Semiconductor device
KR930003333A (ko) 반도체 디바이스
KR910016071A (ko) 수지밀봉형 반도체장치
KR880014407A (ko) 평면 표시소자

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030430

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee