KR20160103937A - 반도체 집적회로 장치 및 그 제조 방법 - Google Patents
반도체 집적회로 장치 및 그 제조 방법 Download PDFInfo
- Publication number
- KR20160103937A KR20160103937A KR1020160020778A KR20160020778A KR20160103937A KR 20160103937 A KR20160103937 A KR 20160103937A KR 1020160020778 A KR1020160020778 A KR 1020160020778A KR 20160020778 A KR20160020778 A KR 20160020778A KR 20160103937 A KR20160103937 A KR 20160103937A
- Authority
- KR
- South Korea
- Prior art keywords
- type
- region
- low
- concentration
- impurity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- H01L21/8234—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0405—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising semiconducting carbon, e.g. diamond, diamond-like carbon
- H01L21/041—Making n- or p-doped regions
- H01L21/0415—Making n- or p-doped regions using ion implantation
-
- H01L27/0248—
-
- H01L27/088—
-
- H01L29/04—
-
- H01L29/36—
-
- H01L29/49—
-
- H01L29/6659—
-
- H01L29/7833—
Landscapes
- Engineering & Computer Science (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
Applications Claiming Priority (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JPJP-P-2015-035501 | 2015-02-25 | ||
| JP2015035501 | 2015-02-25 | ||
| JP2015037330 | 2015-02-26 | ||
| JPJP-P-2015-037330 | 2015-02-26 | ||
| JPJP-P-2015-194572 | 2015-09-30 | ||
| JP2015194572A JP6595872B2 (ja) | 2015-02-25 | 2015-09-30 | 半導体集積回路装置およびその製造方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR20160103937A true KR20160103937A (ko) | 2016-09-02 |
Family
ID=56876760
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020160020778A Withdrawn KR20160103937A (ko) | 2015-02-25 | 2016-02-22 | 반도체 집적회로 장치 및 그 제조 방법 |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JP6595872B2 (enExample) |
| KR (1) | KR20160103937A (enExample) |
| TW (1) | TWI675479B (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20180035155A (ko) * | 2016-09-28 | 2018-04-05 | 에이블릭 가부시키가이샤 | 반도체 장치 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115547931B (zh) * | 2022-12-05 | 2023-02-14 | 合肥晶合集成电路股份有限公司 | 半导体器件的制作方法、半导体器件以及晶体管 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008010443A (ja) | 2006-06-27 | 2008-01-17 | Seiko Instruments Inc | 半導体集積回路装置 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010045130A (ja) * | 2008-08-11 | 2010-02-25 | Nec Electronics Corp | 半導体装置および半導体装置の製造方法 |
| JP5449942B2 (ja) * | 2009-09-24 | 2014-03-19 | セイコーインスツル株式会社 | 半導体装置およびその製造方法 |
-
2015
- 2015-09-30 JP JP2015194572A patent/JP6595872B2/ja not_active Expired - Fee Related
-
2016
- 2016-02-05 TW TW105104138A patent/TWI675479B/zh not_active IP Right Cessation
- 2016-02-22 KR KR1020160020778A patent/KR20160103937A/ko not_active Withdrawn
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008010443A (ja) | 2006-06-27 | 2008-01-17 | Seiko Instruments Inc | 半導体集積回路装置 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20180035155A (ko) * | 2016-09-28 | 2018-04-05 | 에이블릭 가부시키가이샤 | 반도체 장치 |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201705477A (zh) | 2017-02-01 |
| JP2016164967A (ja) | 2016-09-08 |
| TWI675479B (zh) | 2019-10-21 |
| JP6595872B2 (ja) | 2019-10-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7414287B2 (en) | System and method for making a LDMOS device with electrostatic discharge protection | |
| US8304830B2 (en) | LDPMOS structure for enhancing breakdown voltage and specific on resistance in biCMOS-DMOS process | |
| US8330219B2 (en) | Semiconductor device with high-voltage breakdown protection | |
| US9653561B2 (en) | Low on resistance semiconductor device | |
| US9972625B2 (en) | Method of manufacturing semiconductor integrated circuit device | |
| JP2008078654A (ja) | 半導体素子及びその製造方法 | |
| US20110115017A1 (en) | LDMOS transistor with asymmetric spacer as gate | |
| US6307224B1 (en) | Double diffused mosfet | |
| US6489657B1 (en) | Semiconductor device with improved channel stopper | |
| US10886418B2 (en) | Split-gate JFET with field plate | |
| WO2014106127A1 (en) | Adaptive charge balanced mosfet techniques | |
| US7632732B2 (en) | Method of manufacturing MOS transistor | |
| KR20010074938A (ko) | 열전자 주입이 감소된 고전력 rf 전계효과 트랜지스터의제조 방법 및 구조 | |
| KR20160103937A (ko) | 반도체 집적회로 장치 및 그 제조 방법 | |
| US8815667B2 (en) | Transistors with an extension region having strips of differing conductivity type and methods of forming the same | |
| US5610427A (en) | Electrostatic protection device for use in semiconductor integrated circuit | |
| JP2004200359A (ja) | 半導体装置及びその製造方法 | |
| JP5560124B2 (ja) | 半導体装置及びその製造方法 | |
| JPH11307651A (ja) | 半導体集積回路 | |
| JP2006032493A (ja) | 半導体装置及びその製造方法 | |
| US20170263770A1 (en) | Semiconductor device and manufacturing method of the same | |
| JP4248548B2 (ja) | 高耐圧半導体装置及びその製造方法 | |
| TW202230473A (zh) | 半導體元件及其製造方法 | |
| US20240363394A1 (en) | Integrated circuit with improved isolation | |
| JP2010212588A (ja) | 半導体素子、半導体装置および半導体素子の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
St.27 status event code: A-0-1-A10-A12-nap-PA0109 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
| R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-3-3-R10-R18-oth-X000 |
|
| R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-3-3-R10-R18-oth-X000 |
|
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| PC1202 | Submission of document of withdrawal before decision of registration |
St.27 status event code: N-1-6-B10-B11-nap-PC1202 |
|
| WITB | Written withdrawal of application | ||
| R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-3-3-R10-R18-oth-X000 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-2-2-P10-P22-nap-X000 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-2-2-P10-P22-nap-X000 |