KR20110042614A - 반도체 소자 및 그 형성방법 - Google Patents
반도체 소자 및 그 형성방법 Download PDFInfo
- Publication number
- KR20110042614A KR20110042614A KR1020090099364A KR20090099364A KR20110042614A KR 20110042614 A KR20110042614 A KR 20110042614A KR 1020090099364 A KR1020090099364 A KR 1020090099364A KR 20090099364 A KR20090099364 A KR 20090099364A KR 20110042614 A KR20110042614 A KR 20110042614A
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor
- film
- pattern
- metal
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
- H10D84/0172—Manufacturing their gate conductors
- H10D84/0177—Manufacturing their gate conductors the gate conductors having different materials or different implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28247—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon passivation or protection of the electrode, e.g. using re-oxidation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
- H01L21/30608—Anisotropic liquid etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
- H01L21/32137—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32138—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only pre- or post-treatments, e.g. anti-corrosion processes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/40—Crystalline structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/667—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of alloy material, compound material or organic material contacting the insulator, e.g. TiN workfunction layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
- H10D64/681—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered
- H10D64/685—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered being perpendicular to the channel plane
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
- H10D64/691—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator comprising metallic compounds, e.g. metal oxides or metal silicates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
- H10D84/0181—Manufacturing their gate insulating layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Plasma & Fusion (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Crystallography & Structural Chemistry (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
Priority Applications (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020090099364A KR20110042614A (ko) | 2009-10-19 | 2009-10-19 | 반도체 소자 및 그 형성방법 |
| TW099128941A TWI506681B (zh) | 2009-10-19 | 2010-08-27 | 製造半導體裝置之方法 |
| US12/871,044 US8466023B2 (en) | 2009-10-19 | 2010-08-30 | Semiconductor device and method for fabricating the same |
| JP2010223671A JP5851089B2 (ja) | 2009-10-19 | 2010-10-01 | 半導体素子の形成方法 |
| US13/915,284 US9419072B2 (en) | 2009-10-19 | 2013-06-11 | Semiconductor device and method for fabricating the same |
| US14/933,537 US9608054B2 (en) | 2009-10-19 | 2015-11-05 | Semiconductor device and method for fabricating the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020090099364A KR20110042614A (ko) | 2009-10-19 | 2009-10-19 | 반도체 소자 및 그 형성방법 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020160004338A Division KR101599840B1 (ko) | 2016-01-13 | 2016-01-13 | 반도체 소자의 형성방법 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR20110042614A true KR20110042614A (ko) | 2011-04-27 |
Family
ID=43879621
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020090099364A Ceased KR20110042614A (ko) | 2009-10-19 | 2009-10-19 | 반도체 소자 및 그 형성방법 |
Country Status (4)
| Country | Link |
|---|---|
| US (3) | US8466023B2 (enExample) |
| JP (1) | JP5851089B2 (enExample) |
| KR (1) | KR20110042614A (enExample) |
| TW (1) | TWI506681B (enExample) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2717214B2 (ja) | 1988-09-06 | 1998-02-18 | 清水建設株式会社 | トラベラーパイリングシステムにおける杭頭構造および杭頭処理方法 |
| KR20110042614A (ko) | 2009-10-19 | 2011-04-27 | 삼성전자주식회사 | 반도체 소자 및 그 형성방법 |
| JP5933953B2 (ja) * | 2011-10-06 | 2016-06-15 | キヤノン株式会社 | 半導体装置の製造方法 |
| US8803249B2 (en) * | 2012-08-09 | 2014-08-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Profile pre-shaping for replacement poly gate interlayer dielectric |
| KR102167625B1 (ko) * | 2013-10-24 | 2020-10-19 | 삼성전자주식회사 | 반도체 장치 및 그 제조 방법 |
| JP6448667B2 (ja) | 2014-02-03 | 2019-01-09 | アーコニック インコーポレイテッドArconic Inc. | 抵抗溶接ファスナ、装置及び方法 |
| BR112017007757B1 (pt) | 2014-10-13 | 2021-05-25 | Arconic Technologies Llc | chapa de brasagem |
| CA2970661C (en) | 2014-12-15 | 2020-12-22 | Arconic Inc. | Resistance welding fastener, apparatus and methods for joining similar and dissimilar materials |
| KR102333699B1 (ko) | 2014-12-19 | 2021-12-02 | 에스케이하이닉스 주식회사 | 고유전 금속 게이트스택의 에칭 방법 |
| US10593034B2 (en) | 2016-03-25 | 2020-03-17 | Arconic Inc. | Resistance welding fasteners, apparatus and methods for joining dissimilar materials and assessing joints made thereby |
| CN109585293B (zh) * | 2017-09-29 | 2021-12-24 | 台湾积体电路制造股份有限公司 | 切割金属工艺中的基脚去除 |
Family Cites Families (30)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05175171A (ja) * | 1991-12-20 | 1993-07-13 | Nippon Steel Corp | ドライエッチング方法 |
| SG43836A1 (en) * | 1992-12-11 | 1997-11-14 | Intel Corp | A mos transistor having a composite gate electrode and method of fabrication |
| US5434093A (en) * | 1994-08-10 | 1995-07-18 | Intel Corporation | Inverted spacer transistor |
| US6025232A (en) * | 1997-11-12 | 2000-02-15 | Micron Technology, Inc. | Methods of forming field effect transistors and related field effect transistor constructions |
| US6344397B1 (en) * | 2000-01-05 | 2002-02-05 | Advanced Micro Devices, Inc. | Semiconductor device having a gate electrode with enhanced electrical characteristics |
| US6316323B1 (en) * | 2000-03-21 | 2001-11-13 | United Microelectronics Corp. | Method for forming bridge free silicide by reverse spacer |
| TW466609B (en) * | 2000-08-17 | 2001-12-01 | United Microelectronics Corp | Manufacturing method and structure for polycide gate |
| US6551941B2 (en) * | 2001-02-22 | 2003-04-22 | Applied Materials, Inc. | Method of forming a notched silicon-containing gate structure |
| DE10153619B4 (de) * | 2001-10-31 | 2004-07-29 | Infineon Technologies Ag | Verfahren zur Herstellung eines Gate-Schichtenstapels für eine integrierte Schaltungsanordnung und integrierte Schaltungsanordnung |
| US6830975B2 (en) * | 2002-01-31 | 2004-12-14 | Micron Technology, Inc. | Method of forming field effect transistor comprising at least one of a conductive metal or metal compound in electrical connection with transistor gate semiconductor material |
| WO2003088365A1 (en) * | 2002-04-17 | 2003-10-23 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and its manufacturing method |
| TW550686B (en) * | 2002-08-15 | 2003-09-01 | Nanya Technology Corp | Floating gate and method thereof |
| US6806534B2 (en) * | 2003-01-14 | 2004-10-19 | International Business Machines Corporation | Damascene method for improved MOS transistor |
| JP2005175171A (ja) | 2003-12-10 | 2005-06-30 | Fujikura Ltd | Qスイッチ光ファイバレーザ |
| JP4580657B2 (ja) * | 2004-01-30 | 2010-11-17 | 株式会社東芝 | 半導体装置およびその製造方法 |
| US20060011949A1 (en) * | 2004-07-18 | 2006-01-19 | Chih-Wei Yang | Metal-gate cmos device and fabrication method of making same |
| US7112479B2 (en) * | 2004-08-27 | 2006-09-26 | Micron Technology, Inc. | Methods of forming gatelines and transistor devices |
| US7208424B2 (en) * | 2004-09-17 | 2007-04-24 | Freescale Semiconductor, Inc. | Method of forming a semiconductor device having a metal layer |
| KR100602098B1 (ko) | 2004-12-30 | 2006-07-19 | 동부일렉트로닉스 주식회사 | 채널 길이를 줄일 수 있는 트랜지스터 형성 방법 |
| KR100645196B1 (ko) * | 2005-03-10 | 2006-11-10 | 주식회사 하이닉스반도체 | 플래시 메모리 소자의 게이트 형성 방법 |
| US7361561B2 (en) * | 2005-06-24 | 2008-04-22 | Freescale Semiconductor, Inc. | Method of making a metal gate semiconductor device |
| EP1780779A3 (en) | 2005-10-28 | 2008-06-11 | Interuniversitair Microelektronica Centrum ( Imec) | A plasma for patterning advanced gate stacks |
| JP2007123890A (ja) | 2005-10-28 | 2007-05-17 | Interuniv Micro Electronica Centrum Vzw | 改良型ゲートスタックのパターン化用プラズマ |
| US20070202700A1 (en) * | 2006-02-27 | 2007-08-30 | Applied Materials, Inc. | Etch methods to form anisotropic features for high aspect ratio applications |
| JP5015533B2 (ja) * | 2006-09-22 | 2012-08-29 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
| US7880241B2 (en) * | 2007-02-23 | 2011-02-01 | International Business Machines Corporation | Low-temperature electrically activated gate electrode and method of fabricating same |
| KR100868768B1 (ko) | 2007-02-28 | 2008-11-13 | 삼성전자주식회사 | Cmos 반도체 소자 및 그 제조방법 |
| JP2009094106A (ja) * | 2007-10-03 | 2009-04-30 | Toshiba Corp | 半導体装置の製造方法 |
| US20090212332A1 (en) * | 2008-02-21 | 2009-08-27 | International Business Machines Corporation | Field effect transistor with reduced overlap capacitance |
| KR20110042614A (ko) | 2009-10-19 | 2011-04-27 | 삼성전자주식회사 | 반도체 소자 및 그 형성방법 |
-
2009
- 2009-10-19 KR KR1020090099364A patent/KR20110042614A/ko not_active Ceased
-
2010
- 2010-08-27 TW TW099128941A patent/TWI506681B/zh active
- 2010-08-30 US US12/871,044 patent/US8466023B2/en active Active
- 2010-10-01 JP JP2010223671A patent/JP5851089B2/ja active Active
-
2013
- 2013-06-11 US US13/915,284 patent/US9419072B2/en active Active
-
2015
- 2015-11-05 US US14/933,537 patent/US9608054B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US20130270569A1 (en) | 2013-10-17 |
| US8466023B2 (en) | 2013-06-18 |
| TWI506681B (zh) | 2015-11-01 |
| JP2011086933A (ja) | 2011-04-28 |
| US9608054B2 (en) | 2017-03-28 |
| US20160056259A1 (en) | 2016-02-25 |
| JP5851089B2 (ja) | 2016-02-03 |
| TW201137954A (en) | 2011-11-01 |
| US9419072B2 (en) | 2016-08-16 |
| US20110092040A1 (en) | 2011-04-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR20110042614A (ko) | 반도체 소자 및 그 형성방법 | |
| TWI464809B (zh) | 半導體裝置及其製造方法 | |
| US10164074B2 (en) | Semiconductor device with gate electrode embedded in substrate | |
| US9514943B1 (en) | Method for etching high-k metal gate stack | |
| JP2007243009A (ja) | 半導体装置およびその製造方法 | |
| JPWO2006030581A1 (ja) | 半導体装置の製造方法 | |
| KR102351679B1 (ko) | 랩 어라운드 콘택트 집적 방식 | |
| TWI478246B (zh) | 藉由形成硬遮罩層堆疊及採用基於電漿的遮罩圖案化製程以形成通道半導體合金 | |
| TW201246400A (en) | Formation of a channel semiconductor alloy by a nitride hard mask layer and an oxide mask | |
| US7579282B2 (en) | Method for removing metal foot during high-k dielectric/metal gate etching | |
| CN101165896A (zh) | 半导体装置及其制造方法 | |
| US10847633B2 (en) | Method for forming semiconductor device | |
| TWI511205B (zh) | 半導體積體電路的形成方法 | |
| US20150093870A1 (en) | Method of fabricating semiconductor device structure | |
| KR101599840B1 (ko) | 반도체 소자의 형성방법 | |
| JP5210915B2 (ja) | 半導体装置の製造方法 | |
| JP5867290B2 (ja) | 半導体装置の製造方法 | |
| JP4193638B2 (ja) | 半導体装置の製造方法および半導体装置 | |
| CN105826264A (zh) | 半导体器件的形成方法 | |
| KR100854217B1 (ko) | 반도체 장치의 제조 방법 | |
| US10056455B1 (en) | Semiconductor device and method of fabricating the same | |
| KR20030053658A (ko) | 반도체소자의 제조방법 | |
| KR100715272B1 (ko) | 게이트 구조물의 형성 방법 및 이를 이용한 반도체 장치의제조 방법 | |
| CN116072528A (zh) | 半导体结构的制造方法 | |
| US20070128842A1 (en) | Method for fabricating semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 20091019 |
|
| PG1501 | Laying open of application | ||
| A201 | Request for examination | ||
| PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 20140808 Comment text: Request for Examination of Application Patent event code: PA02011R01I Patent event date: 20091019 Comment text: Patent Application |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 20150421 Patent event code: PE09021S01D |
|
| AMND | Amendment | ||
| PE0601 | Decision on rejection of patent |
Patent event date: 20150930 Comment text: Decision to Refuse Application Patent event code: PE06012S01D Patent event date: 20150421 Comment text: Notification of reason for refusal Patent event code: PE06011S01I |
|
| AMND | Amendment | ||
| PX0901 | Re-examination |
Patent event code: PX09011S01I Patent event date: 20150930 Comment text: Decision to Refuse Application Patent event code: PX09012R01I Patent event date: 20150616 Comment text: Amendment to Specification, etc. |
|
| PX0601 | Decision of rejection after re-examination |
Comment text: Decision to Refuse Application Patent event code: PX06014S01D Patent event date: 20151224 Comment text: Amendment to Specification, etc. Patent event code: PX06012R01I Patent event date: 20151127 Comment text: Decision to Refuse Application Patent event code: PX06011S01I Patent event date: 20150930 Comment text: Amendment to Specification, etc. Patent event code: PX06012R01I Patent event date: 20150616 Comment text: Notification of reason for refusal Patent event code: PX06013S01I Patent event date: 20150421 |
|
| A107 | Divisional application of patent | ||
| PA0107 | Divisional application |
Comment text: Divisional Application of Patent Patent event date: 20160113 Patent event code: PA01071R01D |