KR20040033000A - 전자장치 및 제조방법 - Google Patents

전자장치 및 제조방법 Download PDF

Info

Publication number
KR20040033000A
KR20040033000A KR10-2004-7003141A KR20047003141A KR20040033000A KR 20040033000 A KR20040033000 A KR 20040033000A KR 20047003141 A KR20047003141 A KR 20047003141A KR 20040033000 A KR20040033000 A KR 20040033000A
Authority
KR
South Korea
Prior art keywords
spin
compound
trench
substrate
solvent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR10-2004-7003141A
Other languages
English (en)
Korean (ko)
Inventor
엔디치데니스
레버트조셉
Original Assignee
허니웰 인터내셔널 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 허니웰 인터내셔널 인코포레이티드 filed Critical 허니웰 인터내셔널 인코포레이티드
Publication of KR20040033000A publication Critical patent/KR20040033000A/ko
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H01L21/02134—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material comprising hydrogen silsesquioxane, e.g. HSQ
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
    • H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
    • H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Formation Of Insulating Films (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Polyoxymethylene Polymers And Polymers With Carbon-To-Carbon Bonds (AREA)
  • Physical Vapour Deposition (AREA)
KR10-2004-7003141A 2001-08-29 2002-08-23 전자장치 및 제조방법 Withdrawn KR20040033000A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/943,237 2001-08-29
US09/943,237 US20030054616A1 (en) 2001-08-29 2001-08-29 Electronic devices and methods of manufacture
PCT/US2002/026780 WO2003021636A2 (en) 2001-08-29 2002-08-23 Electronic devices and methods of manufacture

Publications (1)

Publication Number Publication Date
KR20040033000A true KR20040033000A (ko) 2004-04-17

Family

ID=25479290

Family Applications (1)

Application Number Title Priority Date Filing Date
KR10-2004-7003141A Withdrawn KR20040033000A (ko) 2001-08-29 2002-08-23 전자장치 및 제조방법

Country Status (8)

Country Link
US (1) US20030054616A1 (enExample)
EP (1) EP1421615A2 (enExample)
JP (1) JP2005502202A (enExample)
KR (1) KR20040033000A (enExample)
CN (1) CN1579016A (enExample)
AU (1) AU2002326737A1 (enExample)
TW (1) TW569340B (enExample)
WO (1) WO2003021636A2 (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20170059262A (ko) * 2015-11-20 2017-05-30 삼성에스디아이 주식회사 막 구조물 제조 방법 및 패턴형성방법
KR20170088630A (ko) * 2016-01-25 2017-08-02 삼성에스디아이 주식회사 막 구조물 제조 방법 및 패턴형성방법
KR20180121204A (ko) * 2017-04-28 2018-11-07 삼성에스디아이 주식회사 막 구조물 제조 방법 및 패턴형성방법

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI320214B (en) * 2002-08-22 2010-02-01 Method of forming a trench isolation structure
US7348281B2 (en) * 2003-09-19 2008-03-25 Brewer Science Inc. Method of filling structures for forming via-first dual damascene interconnects
JP2005150500A (ja) * 2003-11-18 2005-06-09 Toshiba Corp 半導体装置および半導体装置の製造方法
JP2005166700A (ja) 2003-11-28 2005-06-23 Toshiba Corp 半導体装置及びその製造方法
KR100562302B1 (ko) * 2003-12-27 2006-03-22 동부아남반도체 주식회사 멀티 화학액 처리 단계를 이용한 랜덤 폴리머 제거 방법
US7924778B2 (en) * 2005-08-12 2011-04-12 Nextel Communications Inc. System and method of increasing the data throughput of the PDCH channel in a wireless communication system
US20140021462A1 (en) * 2011-04-06 2014-01-23 Konica Minolta, Inc. Method for manufacturing organic electroluminescent element, and organic electroluminescent element
KR102021484B1 (ko) * 2014-10-31 2019-09-16 삼성에스디아이 주식회사 막 구조물 제조 방법, 막 구조물, 및 패턴형성방법
KR101926023B1 (ko) * 2015-10-23 2018-12-06 삼성에스디아이 주식회사 막 구조물 제조 방법 및 패턴형성방법
TWI713679B (zh) * 2017-01-23 2020-12-21 聯華電子股份有限公司 互補式金氧半導體元件及其製作方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4510176A (en) * 1983-09-26 1985-04-09 At&T Bell Laboratories Removal of coating from periphery of a semiconductor wafer
US4732785A (en) * 1986-09-26 1988-03-22 Motorola, Inc. Edge bead removal process for spin on films
US5296330A (en) * 1991-08-30 1994-03-22 Ciba-Geigy Corp. Positive photoresists containing quinone diazide photosensitizer, alkali-soluble resin and tetra(hydroxyphenyl) alkane additive
JP2951504B2 (ja) * 1992-06-05 1999-09-20 シャープ株式会社 シリル化平坦化レジスト及び平坦化方法並びに集積回路デバイスの製造方法
JP3740207B2 (ja) * 1996-02-13 2006-02-01 大日本スクリーン製造株式会社 基板表面に形成されたシリカ系被膜の膜溶解方法
US5866481A (en) * 1996-06-07 1999-02-02 Taiwan Semiconductor Manufacturing Company Ltd. Selective partial curing of spin-on-glass by ultraviolet radiation to protect integrated circuit dice near the wafer edge
EP0844283B1 (en) * 1996-11-20 2002-10-09 JSR Corporation Curable resin composition and cured products
US6485576B1 (en) * 1996-11-22 2002-11-26 Taiwan Semiconductor Manufacturing Co., Ltd. Method for removing coating bead at wafer flat edge
US5913979A (en) * 1997-01-08 1999-06-22 Taiwan Semiconductor Manufacturing Co., Ltd Method for removing spin-on-glass at wafer edge
US6194283B1 (en) * 1997-10-29 2001-02-27 Advanced Micro Devices, Inc. High density trench fill due to new spacer fill method including isotropically etching silicon nitride spacers
US6008109A (en) * 1997-12-19 1999-12-28 Advanced Micro Devices, Inc. Trench isolation structure having a low K dielectric encapsulated by oxide
US6140254A (en) * 1998-09-18 2000-10-31 Alliedsignal Inc. Edge bead removal for nanoporous dielectric silica coatings
JP2001181577A (ja) * 1999-12-27 2001-07-03 Sumitomo Chem Co Ltd 多孔質有機膜形成用塗布液および多孔質有機膜の形成方法
US6565920B1 (en) * 2000-06-08 2003-05-20 Honeywell International Inc. Edge bead removal for spin-on materials containing low volatility solvents fusing carbon dioxide cleaning
US6444495B1 (en) * 2001-01-11 2002-09-03 Honeywell International, Inc. Dielectric films for narrow gap-fill applications

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20170059262A (ko) * 2015-11-20 2017-05-30 삼성에스디아이 주식회사 막 구조물 제조 방법 및 패턴형성방법
KR20170088630A (ko) * 2016-01-25 2017-08-02 삼성에스디아이 주식회사 막 구조물 제조 방법 및 패턴형성방법
KR20180121204A (ko) * 2017-04-28 2018-11-07 삼성에스디아이 주식회사 막 구조물 제조 방법 및 패턴형성방법

Also Published As

Publication number Publication date
EP1421615A2 (en) 2004-05-26
TW569340B (en) 2004-01-01
WO2003021636A3 (en) 2003-11-06
CN1579016A (zh) 2005-02-09
WO2003021636B1 (en) 2003-12-04
US20030054616A1 (en) 2003-03-20
AU2002326737A1 (en) 2003-03-18
WO2003021636A2 (en) 2003-03-13
JP2005502202A (ja) 2005-01-20

Similar Documents

Publication Publication Date Title
KR100397174B1 (ko) 스핀온글래스 조성물
US6191002B1 (en) Method of forming trench isolation structure
US8828877B2 (en) Etching solution and trench isolation structure-formation process employing the same
US7176122B2 (en) Dielectric with sidewall passivating layer
KR20040033000A (ko) 전자장치 및 제조방법
US7053005B2 (en) Method of forming a silicon oxide layer in a semiconductor manufacturing process
US20050023634A1 (en) Method of fabricating shallow trench isolation structure and microelectronic device having the structure
US6239017B1 (en) Dual damascene CMP process with BPSG reflowed contact hole
US6271142B1 (en) Process for manufacture of trench DRAM capacitor buried plates
EP1309000A2 (en) Via formation in polymers
US6706635B2 (en) Innovative method to build a high precision analog capacitor with low voltage coefficient and hysteresis
JPH10116904A (ja) 半導体装置の製造方法
US6127259A (en) Phosphoric acid process for removal of contact BARC layer
US6720276B2 (en) Methods of forming spin on glass layers by curing remaining portions thereof
KR100481889B1 (ko) 반도체 소자의 제조방법
KR100620706B1 (ko) 반도체 소자의 소자 분리막 형성 방법
KR100418093B1 (ko) 반도체 소자의 콘택 형성 방법
KR100461329B1 (ko) 반도체 소자의 소자 분리막 형성 방법
KR100800106B1 (ko) 반도체 소자의 트렌치 절연막 형성 방법
KR100575547B1 (ko) 반도체 제조 방법
EP1369914A2 (en) An innovative method to build a high precision analog capacitor with low voltage coefficient and hysteresis
KR20050069427A (ko) 소자 분리막 형성 방법
KR20040059365A (ko) 반도체 소자의 소자 분리막 형성 방법
HK1032292B (en) Process for manufacture of trench dram capacitor buried plates
KR20030052482A (ko) 반도체 소자의 트랜치 형성 방법

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20040302

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid