KR20010029868A - 반도체 집적회로장치 및 그 제조방법 - Google Patents

반도체 집적회로장치 및 그 제조방법 Download PDF

Info

Publication number
KR20010029868A
KR20010029868A KR1020000036702A KR20000036702A KR20010029868A KR 20010029868 A KR20010029868 A KR 20010029868A KR 1020000036702 A KR1020000036702 A KR 1020000036702A KR 20000036702 A KR20000036702 A KR 20000036702A KR 20010029868 A KR20010029868 A KR 20010029868A
Authority
KR
South Korea
Prior art keywords
film
silicon film
silicon
manufacturing
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
KR1020000036702A
Other languages
English (en)
Korean (ko)
Inventor
이이지마신뻬이
야마모토사토시
쿠로다준
미키히로시
후지사키요시히사
요시다타다노리
야마구치켄이치
Original Assignee
가나이 쓰토무
가부시키가이샤 히타치세이사쿠쇼
스즈키 진이치로
가부시키가이샤 히타치초에루. 에스. 아이. 시스테무즈
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가나이 쓰토무, 가부시키가이샤 히타치세이사쿠쇼, 스즈키 진이치로, 가부시키가이샤 히타치초에루. 에스. 아이. 시스테무즈 filed Critical 가나이 쓰토무
Publication of KR20010029868A publication Critical patent/KR20010029868A/ko
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00Resistors, capacitors or inductors
    • H10D1/60Capacitors
    • H10D1/68Capacitors having no potential barriers
    • H10D1/692Electrodes
    • H10D1/711Electrodes having non-planar surfaces, e.g. formed by texturisation
    • H10D1/712Electrodes having non-planar surfaces, e.g. formed by texturisation being rough surfaces, e.g. using hemispherical grains
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/09Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
    • H10B12/315DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with the capacitor higher than a bit line

Landscapes

  • Semiconductor Memories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
KR1020000036702A 1999-07-06 2000-06-30 반도체 집적회로장치 및 그 제조방법 Ceased KR20010029868A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP11192009A JP2001024165A (ja) 1999-07-06 1999-07-06 半導体装置およびその製造方法ならびに半導体製造装置
JP99-192009 1999-07-06

Publications (1)

Publication Number Publication Date
KR20010029868A true KR20010029868A (ko) 2001-04-16

Family

ID=16284096

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020000036702A Ceased KR20010029868A (ko) 1999-07-06 2000-06-30 반도체 집적회로장치 및 그 제조방법

Country Status (4)

Country Link
US (1) US6632721B1 (https=)
JP (1) JP2001024165A (https=)
KR (1) KR20010029868A (https=)
TW (1) TW557568B (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003037172A (ja) * 2001-07-23 2003-02-07 Niigata Seimitsu Kk アナログ・デジタル混載集積回路
KR100399940B1 (ko) * 2001-12-29 2003-09-29 주식회사 하이닉스반도체 반도체 메모리 소자의 캐패시터 제조방법
US7189606B2 (en) * 2002-06-05 2007-03-13 Micron Technology, Inc. Method of forming fully-depleted (FD) SOI MOSFET access transistor
KR100520600B1 (ko) * 2003-02-17 2005-10-10 주식회사 하이닉스반도체 반도체소자의 캐패시터 제조방법
KR100681274B1 (ko) * 2004-11-25 2007-02-09 삼성전자주식회사 커패시터 및 그 제조 방법
JP2006324363A (ja) * 2005-05-17 2006-11-30 Elpida Memory Inc キャパシタおよびその製造方法
US8189376B2 (en) * 2008-02-08 2012-05-29 Micron Technology, Inc. Integrated circuit having memory cells including gate material having high work function, and method of manufacturing same
CN102222606B (zh) * 2010-04-14 2014-06-04 中芯国际集成电路制造(上海)有限公司 一种电容的形成方法
US8642440B2 (en) 2011-10-24 2014-02-04 International Business Machines Corporation Capacitor with deep trench ion implantation
WO2013116335A1 (en) * 2012-01-30 2013-08-08 First Solar, Inc Method and apparatus for producing a transparent conductive oxide

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0168770B1 (ko) * 1994-11-24 1999-01-15 김주용 조대한 입자구조의 폴리실리콘 박막을 갖는 반도체 소자 제조 방법
KR19990013845A (ko) * 1997-07-15 1999-02-25 가네꼬 히사시 반도체 장치의 제조방법
KR19990032975A (ko) * 1997-10-22 1999-05-15 윤종용 미세한 굴곡이 형성된 하부전극을 구비한 반도체장치의 커패시터 제조방법
KR19990045170A (ko) * 1997-11-16 1999-06-25 니시히라 순지 요철상 폴리실리콘층의 형성방법 및 이 방법의 실시에 사용되는기판처리장치와 반도체 메모리디바이스

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06314774A (ja) 1993-04-28 1994-11-08 Oki Electric Ind Co Ltd 半導体装置の製造方法
JPH0786434A (ja) 1993-09-17 1995-03-31 Oki Electric Ind Co Ltd 半導体装置の製造方法
US5639685A (en) * 1995-10-06 1997-06-17 Micron Technology, Inc. Semiconductor processing method of providing a conductively doped layer of hemispherical grain polysilicon
US6069053A (en) * 1997-02-28 2000-05-30 Micron Technology, Inc. Formation of conductive rugged silicon
US6197653B1 (en) * 1997-03-27 2001-03-06 Texas Instruments Incorporated Capacitor and memory structure and method
US6218260B1 (en) * 1997-04-22 2001-04-17 Samsung Electronics Co., Ltd. Methods of forming integrated circuit capacitors having improved electrode and dielectric layer characteristics and capacitors formed thereby
JP3542704B2 (ja) * 1997-10-24 2004-07-14 シャープ株式会社 半導体メモリ素子
JP2000012783A (ja) * 1998-06-22 2000-01-14 Nippon Asm Kk 半導体素子の製造方法
US5913119A (en) * 1998-06-26 1999-06-15 Vanguard Int Semiconduct Corp Method of selective growth of a hemispherical grain silicon layer on the outer sides of a crown shaped DRAM capacitor structure
US6177696B1 (en) * 1998-08-13 2001-01-23 International Business Machines Corporation Integration scheme enhancing deep trench capacitance in semiconductor integrated circuit devices
JP3242901B2 (ja) * 1999-06-18 2001-12-25 日本エー・エス・エム株式会社 半導体形成方法及び装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0168770B1 (ko) * 1994-11-24 1999-01-15 김주용 조대한 입자구조의 폴리실리콘 박막을 갖는 반도체 소자 제조 방법
KR19990013845A (ko) * 1997-07-15 1999-02-25 가네꼬 히사시 반도체 장치의 제조방법
KR19990032975A (ko) * 1997-10-22 1999-05-15 윤종용 미세한 굴곡이 형성된 하부전극을 구비한 반도체장치의 커패시터 제조방법
KR19990045170A (ko) * 1997-11-16 1999-06-25 니시히라 순지 요철상 폴리실리콘층의 형성방법 및 이 방법의 실시에 사용되는기판처리장치와 반도체 메모리디바이스

Also Published As

Publication number Publication date
JP2001024165A (ja) 2001-01-26
US6632721B1 (en) 2003-10-14
TW557568B (en) 2003-10-11

Similar Documents

Publication Publication Date Title
US6876029B2 (en) Integrated circuit capacitors having doped HSG electrodes
US7691743B2 (en) Semiconductor device having a capacitance element and method of manufacturing the same
JPH11224947A (ja) 半導体装置およびその製造方法
JP3246476B2 (ja) 容量素子の製造方法、及び、容量素子
US5798280A (en) Process for doping hemispherical grain silicon
US5843829A (en) Method for fabricating a semiconductor device including a step for forming an amorphous silicon layer followed by a crystallization thereof
KR20010029868A (ko) 반도체 집적회로장치 및 그 제조방법
KR100596832B1 (ko) 적층된커패시터내의확산을최소화하기위해실리콘플러그상에형성된장치및방법
US7071056B2 (en) Method of forming a dual-sided capacitor
US20080061386A1 (en) Semiconductor device including a gate electrode having a polymetal structure
US6403455B1 (en) Methods of fabricating a memory device
US6746913B2 (en) Method of manufacturing semiconductor integrated circuit device comprising a memory cell and a capacitor
US6849497B2 (en) Method of fabricating a semiconductor integrated circuit including a capacitor formed on a single insulating substrate layer having lower boron dose in the vicinity of the surface thereof
KR20020013189A (ko) 원자층 증착 캐패시터 제조방법 및 장치
US9099472B2 (en) Semiconductor constructions, methods of forming conductive structures and methods of forming DRAM cells
US20070042574A1 (en) Method for manufacturing a semiconductor device
KR20010062498A (ko) 퍼로브스카이트 구조의 유전막을 갖는 커패시터의제조방법 및 그 제조장치
KR100247227B1 (ko) 전극들간의 인가전압에 관해 안정된 캐패시턴스를 가지는 굴곡형 다결정 실리콘 전극상의 고유전체 스토리지 캐패시터 및 그 제조방법
KR950011644B1 (ko) 표면적이 증대된 전하저장전극 제조방법
KR970000975B1 (ko) 캐패시터의 저장전극 제조방법
KR100504434B1 (ko) 반도체장치의 커패시터 제조방법
JP3439381B2 (ja) 半導体装置の製造方法
JP2003078028A (ja) 半導体装置およびその製造方法
KR20020027997A (ko) 반도체 소자의 캐패시터 제조방법
JP2004063964A (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 20000630

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20050622

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 20000630

Comment text: Patent Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20060929

Patent event code: PE09021S01D

E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 20070214

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 20060929

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I