KR101956615B1 - 고속 워드 라인 디코더 및 레벨-시프터 - Google Patents

고속 워드 라인 디코더 및 레벨-시프터 Download PDF

Info

Publication number
KR101956615B1
KR101956615B1 KR1020177025630A KR20177025630A KR101956615B1 KR 101956615 B1 KR101956615 B1 KR 101956615B1 KR 1020177025630 A KR1020177025630 A KR 1020177025630A KR 20177025630 A KR20177025630 A KR 20177025630A KR 101956615 B1 KR101956615 B1 KR 101956615B1
Authority
KR
South Korea
Prior art keywords
power supply
gate
supply voltage
word line
decoded signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020177025630A
Other languages
English (en)
Korean (ko)
Other versions
KR20170128299A (ko
Inventor
철민 정
포-헝 첸
데이비드 리
세이 성 윤
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20170128299A publication Critical patent/KR20170128299A/ko
Application granted granted Critical
Publication of KR101956615B1 publication Critical patent/KR101956615B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/06—Address interface arrangements, e.g. address buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Static Random-Access Memory (AREA)
  • Logic Circuits (AREA)
  • Dram (AREA)
  • Read Only Memory (AREA)
KR1020177025630A 2015-03-16 2016-03-16 고속 워드 라인 디코더 및 레벨-시프터 Expired - Fee Related KR101956615B1 (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201562133840P 2015-03-16 2015-03-16
US62/133,840 2015-03-16
US15/070,963 2016-03-15
US15/070,963 US9940987B2 (en) 2015-03-16 2016-03-15 High-speed word line decoder and level-shifter
PCT/US2016/022593 WO2016149333A1 (en) 2015-03-16 2016-03-16 High-speed word line decoder and level-shifter

Publications (2)

Publication Number Publication Date
KR20170128299A KR20170128299A (ko) 2017-11-22
KR101956615B1 true KR101956615B1 (ko) 2019-03-11

Family

ID=55661580

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020177025630A Expired - Fee Related KR101956615B1 (ko) 2015-03-16 2016-03-16 고속 워드 라인 디코더 및 레벨-시프터

Country Status (6)

Country Link
US (1) US9940987B2 (https=)
EP (1) EP3271919B1 (https=)
JP (1) JP6352552B2 (https=)
KR (1) KR101956615B1 (https=)
CN (1) CN107430876B (https=)
WO (1) WO2016149333A1 (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104811634B (zh) * 2013-12-29 2018-07-31 芯视达系统公司 支持多种电压的紧凑型行解码器
US10037290B1 (en) * 2016-06-02 2018-07-31 Marvell International Ltd. Dual-port memories and input/output circuits for preventing failures corresponding to concurrent accesses of dual-port memory cells
US10109365B2 (en) * 2016-11-28 2018-10-23 Taiwan Semiconductor Manufacturing Company Limited Word line driver
US11114148B1 (en) * 2020-04-16 2021-09-07 Wuxi Petabyte Technologies Co., Ltd. Efficient ferroelectric random-access memory wordline driver, decoder, and related circuits
US11264093B1 (en) 2020-08-25 2022-03-01 Taiwan Semiconductor Manufacturing Company Limited Duo-level word line driver
US12165693B2 (en) * 2021-12-03 2024-12-10 Micron Technology, Inc. Circuitry including a level shifter and logic, configured to receive a power up reset signal, and associated methods, devices, and systems

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6031781A (en) 1998-12-21 2000-02-29 Mitisubishi Denki Kabushiki Kaisha Semiconductor memory device allowing high-speed activation of internal circuit
WO2013147742A1 (en) 2012-03-26 2013-10-03 Intel Corporation Methods and systems to selectively boost an operating voltage of, and controls to an 8t bit-cell array and/or other logic blocks
US20140159773A1 (en) 2012-12-07 2014-06-12 Ken Keon Shin Integrated circuit including circuits driven in different voltage domains

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004334982A (ja) * 2003-05-08 2004-11-25 Nec Electronics Corp 行デコーダ、半導体回路装置
JP4496069B2 (ja) * 2004-12-20 2010-07-07 株式会社東芝 Ｍｏｓ型半導体集積回路装置
US7176725B2 (en) * 2005-02-04 2007-02-13 International Business Machines Corporation Fast pulse powered NOR decode apparatus for semiconductor devices
US7463545B2 (en) 2006-03-17 2008-12-09 Texas Instruments Incorporated System and method for reducing latency in a memory array decoder circuit
JP2008084457A (ja) 2006-09-28 2008-04-10 Toshiba Corp 不揮発性半導体記憶装置
JP2008152845A (ja) * 2006-12-15 2008-07-03 Toshiba Corp 半導体記憶装置
JP4913878B2 (ja) * 2009-05-27 2012-04-11 ルネサスエレクトロニクス株式会社 ワード線選択回路、ロウデコーダ
US8391097B2 (en) 2010-05-25 2013-03-05 Taiwan Semiconductor Manufacturing Co. Ltd. Memory word-line driver having reduced power consumption
KR101753251B1 (ko) 2010-07-23 2017-07-05 삼성전자주식회사 음전압 레벨 쉬프터를 포함하는 스태틱 랜덤 액세스 메모리 장치
US8456946B2 (en) 2010-12-22 2013-06-04 Intel Corporation NAND logic word line selection
US8971133B1 (en) 2013-09-26 2015-03-03 Arm Limited Memory device and method of operation of such a memory device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6031781A (en) 1998-12-21 2000-02-29 Mitisubishi Denki Kabushiki Kaisha Semiconductor memory device allowing high-speed activation of internal circuit
WO2013147742A1 (en) 2012-03-26 2013-10-03 Intel Corporation Methods and systems to selectively boost an operating voltage of, and controls to an 8t bit-cell array and/or other logic blocks
US20140159773A1 (en) 2012-12-07 2014-06-12 Ken Keon Shin Integrated circuit including circuits driven in different voltage domains

Also Published As

Publication number Publication date
EP3271919A1 (en) 2018-01-24
JP6352552B2 (ja) 2018-07-04
CN107430876A (zh) 2017-12-01
CN107430876B (zh) 2020-12-11
KR20170128299A (ko) 2017-11-22
US9940987B2 (en) 2018-04-10
US20160276005A1 (en) 2016-09-22
JP2018513520A (ja) 2018-05-24
WO2016149333A1 (en) 2016-09-22
EP3271919B1 (en) 2019-05-01

Similar Documents

Publication Publication Date Title
KR101956615B1 (ko) 고속 워드 라인 디코더 및 레벨-시프터
US7560970B2 (en) Level shifter
US6842046B2 (en) Low-to-high voltage conversion method and system
CN112583383B (zh) 高速电平移位复用器
CN110462737B (zh) 写入数据路径以减少负升压的电荷泄漏
JP5498928B2 (ja) 電圧調整回路
US7652504B2 (en) Low latency, power-down safe level shifter
US9859893B1 (en) High speed voltage level shifter
US20180006651A1 (en) High speed voltage level shifter
US7982505B2 (en) Logic circuit, address decoder circuit and semiconductor memory
KR20150086711A (ko) 레벨 쉬프터
CN110495099B (zh) 高速电平移位器
KR101845326B1 (ko) 레벨 변환기 기능을 내재한 멀티플렉서
US8811096B2 (en) Output driver circuit and semiconductor storage device
US7541832B1 (en) Low power, race free programmable logic arrays
CN109961810B (zh) Rom存储阵列的字线驱动电路及rom存储器
JP2005149694A (ja) データ入出力バッファ及びこれを用いた半導体メモリ装置
KR102676329B1 (ko) 레벨 쉬프터 및 이를 포함하는 반도체 장치
Turi et al. High-performance low-power AND and sense-amp address decoders with selective precharging
US8385150B2 (en) Delay efficient gater repeater
KR100495669B1 (ko) 로우 디코더
JP2004193770A (ja) 半導体集積回路、およびそれを用いた半導体記憶装置

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
A302 Request for accelerated examination
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PA0302 Request for accelerated examination

St.27 status event code: A-1-2-D10-D17-exm-PA0302

St.27 status event code: A-1-2-D10-D16-exm-PA0302

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20230306

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20230306