KR101110178B1 - 고전압 트랜지스터의 제조방법 - Google Patents
고전압 트랜지스터의 제조방법 Download PDFInfo
- Publication number
- KR101110178B1 KR101110178B1 KR1020040056117A KR20040056117A KR101110178B1 KR 101110178 B1 KR101110178 B1 KR 101110178B1 KR 1020040056117 A KR1020040056117 A KR 1020040056117A KR 20040056117 A KR20040056117 A KR 20040056117A KR 101110178 B1 KR101110178 B1 KR 101110178B1
- Authority
- KR
- South Korea
- Prior art keywords
- forming
- region
- gate
- source
- drift region
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title abstract description 11
- 238000000034 method Methods 0.000 title description 5
- 239000010410 layer Substances 0.000 claims abstract description 24
- 238000002955 isolation Methods 0.000 claims abstract description 23
- 239000000758 substrate Substances 0.000 claims abstract description 23
- 150000002500 ions Chemical class 0.000 claims abstract description 10
- 239000011229 interlayer Substances 0.000 claims abstract description 8
- 125000006850 spacer group Chemical group 0.000 claims abstract description 8
- 239000004065 semiconductor Substances 0.000 claims abstract description 7
- 239000004020 conductor Substances 0.000 claims abstract description 4
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 claims description 3
- 229910021342 tungsten silicide Inorganic materials 0.000 claims description 3
- 230000015556 catabolic process Effects 0.000 abstract description 8
- 230000010354 integration Effects 0.000 abstract description 2
- 230000005684 electric field Effects 0.000 description 7
- 238000005468 ion implantation Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000006185 dispersion Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66659—Lateral single gate silicon transistors with asymmetry in the channel direction, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
Abstract
Description
Claims (3)
- 반도체 기판에 활성 영역과 소자 분리 영역을 정의하는 소자 분리막을 형성하는 단계와,상기 기판의 활성 영역 위에 게이트 산화막을 형성하는 단계와,상기 게이트 산화막 상에 폴리막과 텅스텐 실리사이드막이 순차 적층된 이중막으로 형성된 게이트 도전막이 상기 게이트 산화막 위에 순차 적층된 구조로 이루어진 게이트를 형성하는 단계와,상기 게이트 측벽에 게이트 스페이서를 형성하는 단계와,상기 게이트 스페이서를 마스크로 기판에 드리프트용 이온을 주입하여 드리프트 영역을 형성하는 단계와,상기 드리프트 영역이 형성된 기판에 상기 드리프트 영역의 일부분을 드러내는 콘택홀을 가지는 층간 절연막을 형성하는 단계와,상기 층간 절연막을 마스크로 콘택홀을 통해 드러난 드리프트 영역에 소오스/드레인용 이온을 주입하여 소오스/드레인 영역을 형성하는 단계와,상기 콘택홀을 도전물로 매립하여 플러그를 형성하는 단계를 포함하며,인접하는 상기 드리프트 영역의 경계는 상기 소자 분리막을 기준으로 일정 거리 이격되도록 형성하는 고전압 트랜지스터 제조 방법.
- 삭제
- 삭제
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040056117A KR101110178B1 (ko) | 2004-07-19 | 2004-07-19 | 고전압 트랜지스터의 제조방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040056117A KR101110178B1 (ko) | 2004-07-19 | 2004-07-19 | 고전압 트랜지스터의 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20060007318A KR20060007318A (ko) | 2006-01-24 |
KR101110178B1 true KR101110178B1 (ko) | 2012-01-31 |
Family
ID=37118656
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020040056117A KR101110178B1 (ko) | 2004-07-19 | 2004-07-19 | 고전압 트랜지스터의 제조방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR101110178B1 (ko) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100197539B1 (ko) | 1996-06-29 | 1999-06-15 | 김영환 | 고전압 반도체 소자 및 그의 제조방법 |
KR20010061532A (ko) * | 1999-12-28 | 2001-07-07 | 박종섭 | 게이트와 드레인의 연결을 위한 실리사이드층을 구비하는반도체 소자 및 그 제조 방법 |
KR20040002123A (ko) * | 2002-06-29 | 2004-01-07 | 주식회사 하이닉스반도체 | 고전압 소자 및 그 제조방법 |
KR20040029588A (ko) * | 2002-10-01 | 2004-04-08 | 주식회사 하이닉스반도체 | 반도체소자의 제조방법 |
-
2004
- 2004-07-19 KR KR1020040056117A patent/KR101110178B1/ko active IP Right Grant
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100197539B1 (ko) | 1996-06-29 | 1999-06-15 | 김영환 | 고전압 반도체 소자 및 그의 제조방법 |
KR20010061532A (ko) * | 1999-12-28 | 2001-07-07 | 박종섭 | 게이트와 드레인의 연결을 위한 실리사이드층을 구비하는반도체 소자 및 그 제조 방법 |
KR20040002123A (ko) * | 2002-06-29 | 2004-01-07 | 주식회사 하이닉스반도체 | 고전압 소자 및 그 제조방법 |
KR20040029588A (ko) * | 2002-10-01 | 2004-04-08 | 주식회사 하이닉스반도체 | 반도체소자의 제조방법 |
Also Published As
Publication number | Publication date |
---|---|
KR20060007318A (ko) | 2006-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7919380B2 (en) | Method of manufacturing a transistor in semiconductor device having a gate electrode located between the trenches formed in low-concentration regions of the source and drain regions including high-concentration regions formed at the bottom of the trenches | |
KR20120124788A (ko) | 반도체 소자 | |
US7575964B2 (en) | Semiconductor device employing buried insulating layer and method of fabricating the same | |
US20090166765A1 (en) | Mos transistor and method for manufacturing the transistor | |
US7883971B2 (en) | Gate structure in a trench region of a semiconductor device and method for manufacturing the same | |
KR100684428B1 (ko) | 낮은 온저항을 갖는 고전압 트랜지스터 및 이의 제조 방법 | |
JP5159828B2 (ja) | 半導体装置 | |
KR100788367B1 (ko) | 이디모스 트랜지스터를 갖는 반도체 소자 및 그 형성 방법 | |
US20120319194A1 (en) | Semiconductor device and process for producing the same | |
KR101950003B1 (ko) | 반도체 소자 및 그 형성 방법 | |
US20110284952A1 (en) | Semiconductor device and manufacturing method thereof | |
KR101110178B1 (ko) | 고전압 트랜지스터의 제조방법 | |
TWI781289B (zh) | 製造高電壓半導體裝置的方法 | |
US20060151839A1 (en) | Gate structure of semiconductor device and method for forming the same | |
US20210175346A1 (en) | Mos transistor spacers and method of manufacturing the same | |
KR100950576B1 (ko) | 반도체 소자의 트랜지스터 및 그 제조 방법 | |
KR20080029266A (ko) | 반도체 소자의 제조방법 | |
KR19980067670A (ko) | 더블 게이트 트랜지스터 제조방법 | |
KR101151037B1 (ko) | 고전압 트랜지스터의 제조방법 | |
KR20050047659A (ko) | 리세스 채널 모오스 트렌지스터의 제조 방법 | |
KR100570215B1 (ko) | 셀 트랜지스터 | |
KR100602113B1 (ko) | 트랜지스터 및 그의 제조 방법 | |
KR100975972B1 (ko) | Cmos 트랜지스터의 구조 및 그 제조 방법 | |
KR100570214B1 (ko) | 셀 트랜지스터 | |
KR100244298B1 (ko) | 반도체 소자의 구조 및 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
N231 | Notification of change of applicant | ||
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
AMND | Amendment | ||
E601 | Decision to refuse application | ||
AMND | Amendment | ||
J201 | Request for trial against refusal decision | ||
B701 | Decision to grant | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20141222 Year of fee payment: 4 |
|
FPAY | Annual fee payment |
Payment date: 20151217 Year of fee payment: 5 |
|
FPAY | Annual fee payment |
Payment date: 20161220 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20171218 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20181218 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20191217 Year of fee payment: 9 |