KR101093785B1 - Soi 기판 상의 반도체 및 이로부터 형성된 디바이스 - Google Patents

Soi 기판 상의 반도체 및 이로부터 형성된 디바이스 Download PDF

Info

Publication number
KR101093785B1
KR101093785B1 KR1020067023279A KR20067023279A KR101093785B1 KR 101093785 B1 KR101093785 B1 KR 101093785B1 KR 1020067023279 A KR1020067023279 A KR 1020067023279A KR 20067023279 A KR20067023279 A KR 20067023279A KR 101093785 B1 KR101093785 B1 KR 101093785B1
Authority
KR
South Korea
Prior art keywords
layer
scandate
silicon
semiconductor material
lattice
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020067023279A
Other languages
English (en)
Korean (ko)
Other versions
KR20070012458A (ko
Inventor
퀴 시앙
Original Assignee
글로벌파운드리즈 인크.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 글로벌파운드리즈 인크. filed Critical 글로벌파운드리즈 인크.
Publication of KR20070012458A publication Critical patent/KR20070012458A/ko
Application granted granted Critical
Publication of KR101093785B1 publication Critical patent/KR101093785B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6741—Group IV materials, e.g. germanium or silicon carbide
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6758—Thin-film transistors [TFT] characterised by the insulating substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/791—Arrangements for exerting mechanical stress on the crystal lattice of the channel regions

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Thin Film Transistor (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Recrystallisation Techniques (AREA)
  • Inorganic Insulating Materials (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
KR1020067023279A 2004-04-07 2005-03-28 Soi 기판 상의 반도체 및 이로부터 형성된 디바이스 Expired - Fee Related KR101093785B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/819,441 US7005302B2 (en) 2004-04-07 2004-04-07 Semiconductor on insulator substrate and devices formed therefrom
US10/819,441 2004-04-07
PCT/US2005/010574 WO2005101521A1 (en) 2004-04-07 2005-03-28 Semiconductor on insulator substrate and devices formed therefrom

Publications (2)

Publication Number Publication Date
KR20070012458A KR20070012458A (ko) 2007-01-25
KR101093785B1 true KR101093785B1 (ko) 2011-12-19

Family

ID=34964796

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020067023279A Expired - Fee Related KR101093785B1 (ko) 2004-04-07 2005-03-28 Soi 기판 상의 반도체 및 이로부터 형성된 디바이스

Country Status (8)

Country Link
US (2) US7005302B2 (enExample)
JP (1) JP2007533137A (enExample)
KR (1) KR101093785B1 (enExample)
CN (1) CN1998088B (enExample)
DE (1) DE112005000775B4 (enExample)
GB (1) GB2429114B (enExample)
TW (1) TWI360833B (enExample)
WO (1) WO2005101521A1 (enExample)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7365357B2 (en) * 2005-07-22 2008-04-29 Translucent Inc. Strain inducing multi-layer cap
US7202513B1 (en) * 2005-09-29 2007-04-10 International Business Machines Corporation Stress engineering using dual pad nitride with selective SOI device architecture
US7495290B2 (en) * 2005-12-14 2009-02-24 Infineon Technologies Ag Semiconductor devices and methods of manufacture thereof
KR100649874B1 (ko) * 2005-12-29 2006-11-27 동부일렉트로닉스 주식회사 에스오아이 웨이퍼를 이용한 트랜지스터 제조 방법
DE102006035669B4 (de) * 2006-07-31 2014-07-10 Globalfoundries Inc. Transistor mit einem verformten Kanalgebiet, das eine leistungssteigernde Materialzusammensetzung aufweist und Verfahren zur Herstellung
KR100850899B1 (ko) * 2007-02-09 2008-08-07 엘지전자 주식회사 박막 트랜지스터 및 그 제조방법
US7781288B2 (en) * 2007-02-21 2010-08-24 International Business Machines Corporation Semiconductor structure including gate electrode having laterally variable work function
KR100994995B1 (ko) * 2007-08-07 2010-11-18 삼성전자주식회사 ＤｙＳｃ０３ 막을 포함하는 반도체 박막의 적층 구조 및 그 형성방법
US7692224B2 (en) * 2007-09-28 2010-04-06 Freescale Semiconductor, Inc. MOSFET structure and method of manufacture
JP5190275B2 (ja) * 2008-01-09 2013-04-24 パナソニック株式会社 半導体メモリセル及びそれを用いた半導体メモリアレイ
KR101535222B1 (ko) * 2008-04-17 2015-07-08 삼성전자주식회사 반도체 소자 및 그의 제조 방법
US8835955B2 (en) * 2010-11-01 2014-09-16 Translucent, Inc. IIIOxNy on single crystal SOI substrate and III n growth platform
CN102751231A (zh) * 2012-03-13 2012-10-24 清华大学 一种半导体结构及其形成方法
JP5561311B2 (ja) * 2012-05-14 2014-07-30 ソニー株式会社 半導体装置
CN102683345B (zh) * 2012-05-22 2015-04-15 清华大学 半导体结构及其形成方法
CN102683388B (zh) * 2012-05-30 2016-06-29 清华大学 半导体结构及其形成方法
CN102903739B (zh) * 2012-10-19 2016-01-20 清华大学 具有稀土氧化物的半导体结构
CN102916039B (zh) * 2012-10-19 2016-01-20 清华大学 具有氧化铍的半导体结构
US9570588B2 (en) * 2014-12-29 2017-02-14 Globalfoundries Inc. Methods of forming transistor structures including forming channel material after formation processes to prevent damage to the channel material
CN108060457A (zh) * 2017-12-21 2018-05-22 苏州晶享嘉世光电科技有限公司 一种钪酸钆钇晶体及熔体法晶体生长方法
CN110284192A (zh) * 2019-06-17 2019-09-27 南京同溧晶体材料研究院有限公司 一种掺铒钪酸钆3μm中红外波段激光晶体及其制备方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030008521A1 (en) 2001-07-05 2003-01-09 International Business Machines Corporation Method of forming lattice-matched structure on silicon and structure formed thereby
US20030020070A1 (en) 2001-07-25 2003-01-30 Motorola, Inc. Semiconductor structure for isolating high frequency circuitry and method for fabricating
US20030027408A1 (en) 2001-08-06 2003-02-06 Motorola, Inc. Method and apparatus for controlling anti-phase domains in semiconductor structures and devices

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3372158B2 (ja) * 1996-02-09 2003-01-27 株式会社東芝 半導体装置及びその製造方法
US5830270A (en) * 1996-08-05 1998-11-03 Lockheed Martin Energy Systems, Inc. CaTiO3 Interfacial template structure on semiconductor-based material and the growth of electroceramic thin-films in the perovskite class
JP2001110801A (ja) * 1999-10-05 2001-04-20 Takeshi Yao パターン形成方法、並びに電子素子、光学素子及び回路基板
US6603156B2 (en) 2001-03-31 2003-08-05 International Business Machines Corporation Strained silicon on insulator structures
US20020195599A1 (en) 2001-06-20 2002-12-26 Motorola, Inc. Low-defect semiconductor structure, device including the structure and method for fabricating structure and device
JP4090716B2 (ja) 2001-09-10 2008-05-28 雅司 川崎 薄膜トランジスタおよびマトリクス表示装置
JP4034627B2 (ja) * 2001-09-28 2008-01-16 テキサス インスツルメンツ インコーポレイテツド 集積回路及びその製造方法
JP2003303971A (ja) * 2002-04-09 2003-10-24 Matsushita Electric Ind Co Ltd 半導体基板及び半導体装置
US6717216B1 (en) * 2002-12-12 2004-04-06 International Business Machines Corporation SOI based field effect transistor having a compressive film in undercut area under the channel and a method of making the device
US6730576B1 (en) 2002-12-31 2004-05-04 Advanced Micro Devices, Inc. Method of forming a thick strained silicon layer and semiconductor structures incorporating a thick strained silicon layer
US6803631B2 (en) 2003-01-23 2004-10-12 Advanced Micro Devices, Inc. Strained channel finfet

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030008521A1 (en) 2001-07-05 2003-01-09 International Business Machines Corporation Method of forming lattice-matched structure on silicon and structure formed thereby
US20030020070A1 (en) 2001-07-25 2003-01-30 Motorola, Inc. Semiconductor structure for isolating high frequency circuitry and method for fabricating
US20030027408A1 (en) 2001-08-06 2003-02-06 Motorola, Inc. Method and apparatus for controlling anti-phase domains in semiconductor structures and devices

Also Published As

Publication number Publication date
CN1998088A (zh) 2007-07-11
US20060138542A1 (en) 2006-06-29
TWI360833B (en) 2012-03-21
GB2429114B (en) 2009-04-01
CN1998088B (zh) 2010-08-25
JP2007533137A (ja) 2007-11-15
US20050224879A1 (en) 2005-10-13
WO2005101521A1 (en) 2005-10-27
TW200539278A (en) 2005-12-01
KR20070012458A (ko) 2007-01-25
GB2429114A (en) 2007-02-14
US7005302B2 (en) 2006-02-28
DE112005000775B4 (de) 2012-10-31
DE112005000775T5 (de) 2007-05-31
US7221025B2 (en) 2007-05-22
GB0619840D0 (en) 2006-11-29

Similar Documents

Publication Publication Date Title
KR101093785B1 (ko) Soi 기판 상의 반도체 및 이로부터 형성된 디바이스
EP1547156B1 (en) Finfet having improved carrier mobility and method of its formation
US6852600B1 (en) Strained silicon MOSFET having silicon source/drain regions and method for its fabrication
US7476580B2 (en) Structures and methods for manufacturing of dislocation free stressed channels in bulk silicon and SOI CMOS devices by gate stress engineering with SiGe and/or Si:C
US7001837B2 (en) Semiconductor with tensile strained substrate and method of making the same
US7071065B1 (en) Strained silicon PMOS having silicon germanium source/drain extensions and method for its fabrication
US6492216B1 (en) Method of forming a transistor with a strained channel
KR101053133B1 (ko) 탄성 에지 이완을 갖는 변형 실리콘
CN100429788C (zh) 用于提高mos性能的引入栅极的应变
US20050054164A1 (en) Strained silicon MOSFETs having reduced diffusion of n-type dopants
US8946063B2 (en) Semiconductor device having SSOI substrate with relaxed tensile stress
JP2007509486A (ja) 格子不整合エピタキシャル拡張領域ならびにソースおよびドレイン領域を有するひずみチャネルｃｍｏｓトランジスタ構造体およびその製造方法
US6849527B1 (en) Strained silicon MOSFET having improved carrier mobility, strained silicon CMOS device, and methods of their formation
CN1732556A (zh) 厚应变硅层及含有厚应变硅层的半导体结构的形成方法
US6867428B1 (en) Strained silicon NMOS having silicon source/drain extensions and method for its fabrication
US6924182B1 (en) Strained silicon MOSFET having reduced leakage and method of its formation
KR101131418B1 (ko) 반도체 소자 및 이의 제조 방법
CN119133252B (zh) 一种GaN基晶体管及其制作方法和应用

Legal Events

Date Code Title Description
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

N231 Notification of change of applicant
PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

FPAY Annual fee payment

Payment date: 20141126

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

FPAY Annual fee payment

Payment date: 20151118

Year of fee payment: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

FPAY Annual fee payment

Payment date: 20161123

Year of fee payment: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20171208

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20171208

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000