KR100985738B1 - Soi 웨이퍼 제조방법 - Google Patents
Soi 웨이퍼 제조방법 Download PDFInfo
- Publication number
- KR100985738B1 KR100985738B1 KR1020070103263A KR20070103263A KR100985738B1 KR 100985738 B1 KR100985738 B1 KR 100985738B1 KR 1020070103263 A KR1020070103263 A KR 1020070103263A KR 20070103263 A KR20070103263 A KR 20070103263A KR 100985738 B1 KR100985738 B1 KR 100985738B1
- Authority
- KR
- South Korea
- Prior art keywords
- wafer
- silicon wafer
- support chuck
- silicon
- bonded
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Recrystallisation Techniques (AREA)
- Element Separation (AREA)
Abstract
Description
Claims (3)
- (a) 제1 실리콘 웨이퍼와 제2 실리콘 웨이퍼를 접합시키는 단계;(b) 상기 접합된 실리콘 웨이퍼를 지지척에 안착시키는 단계; 및(c) 상기 지지척을 통하여 상기 접합된 실리콘 웨이퍼와 상기 지지척 사이의 공기를 배기하는 단계를 포함하는 것을 특징으로 하는 SOI 웨이퍼 제조방법.
- 제1항에 있어서,상기 지지척의 실리콘 웨이퍼 안착면은 소정의 곡률 반경을 갖는 것을 특징으로 하는 SOI 웨이퍼 제조방법.
- 제1항에 있어서,상기 (c) 단계에서 상기 접합된 실리콘 웨이퍼는 실리콘 웨이퍼의 탄성 변형 한계 내에서 벤딩되는 것을 특징으로 하는 SOI 웨이퍼 제조방법.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070103263A KR100985738B1 (ko) | 2007-10-12 | 2007-10-12 | Soi 웨이퍼 제조방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070103263A KR100985738B1 (ko) | 2007-10-12 | 2007-10-12 | Soi 웨이퍼 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20090037757A KR20090037757A (ko) | 2009-04-16 |
KR100985738B1 true KR100985738B1 (ko) | 2010-10-06 |
Family
ID=40762297
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020070103263A KR100985738B1 (ko) | 2007-10-12 | 2007-10-12 | Soi 웨이퍼 제조방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100985738B1 (ko) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100580998B1 (ko) | 2003-12-16 | 2006-05-17 | 한국전자통신연구원 | Soi 웨이퍼 제조 방법 |
KR20080002485A (ko) * | 2006-06-30 | 2008-01-04 | 주식회사 하이닉스반도체 | 본디드 soi 웨이퍼 제조방법 |
-
2007
- 2007-10-12 KR KR1020070103263A patent/KR100985738B1/ko active IP Right Grant
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100580998B1 (ko) | 2003-12-16 | 2006-05-17 | 한국전자통신연구원 | Soi 웨이퍼 제조 방법 |
KR20080002485A (ko) * | 2006-06-30 | 2008-01-04 | 주식회사 하이닉스반도체 | 본디드 soi 웨이퍼 제조방법 |
Also Published As
Publication number | Publication date |
---|---|
KR20090037757A (ko) | 2009-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3037934B2 (ja) | 半導体材料薄膜の製造のための改良型スマート・カット・プロセス | |
US6096433A (en) | Laminated substrate fabricated from semiconductor wafers bonded to each other without contact between insulating layer and semiconductor layer and process of fabrication thereof | |
US20070281439A1 (en) | Techniques for Layer Transfer Processing | |
KR101292111B1 (ko) | 열팽창 계수의 국부적 적응을 갖는 헤테로구조를 제조하는 방법 | |
WO2010002516A2 (en) | Low-cost double structure substrates and methods for their manufacture | |
US20070120200A1 (en) | MOS transistor having double gate and manufacturing method thereof | |
JP2005101568A (ja) | 層転位を介して絶縁体上に緩和したシリコンゲルマニウムを作製する方法 | |
TW201546875A (zh) | 貼合式晶圓的製造方法 | |
JP5292810B2 (ja) | Soi基板の製造方法 | |
US7541258B2 (en) | Method of manufacturing semiconductor substrate and method of manufacturing semiconductor device | |
JP4328708B2 (ja) | Cmosデバイスの製造方法及びcmosデバイスを備える構造 | |
KR100985738B1 (ko) | Soi 웨이퍼 제조방법 | |
JPH10335616A (ja) | Soi基板の製造方法 | |
US11443941B2 (en) | Silicon on insulator structure and method of making the same | |
US20090039428A1 (en) | Fabricating method for silicon on insulator and structure thereof | |
CN112701128B (zh) | Son结构及其制备方法 | |
CN111834286A (zh) | 半导体绝缘衬底、晶体管及其制备方法 | |
JP4272607B2 (ja) | 多孔質シリコンの酸化によるsoi | |
US7598550B2 (en) | MOS transistor and manufacturing method thereof | |
KR20070067394A (ko) | 나노 에스오아이 웨이퍼의 제조방법 | |
CN107154379B (zh) | 绝缘层上顶层硅衬底及其制造方法 | |
US20090170293A1 (en) | Method for manufacturing semiconductor device | |
US7029991B2 (en) | Method for making a SOI semiconductor substrate with thin active semiconductor layer | |
KR100286776B1 (ko) | 실리콘 온 인슐레이터 웨이퍼의 제조방법 | |
CN117253791A (zh) | Igbt器件的制作方法及igbt器件 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130830 Year of fee payment: 4 |
|
FPAY | Annual fee payment |
Payment date: 20140917 Year of fee payment: 5 |
|
FPAY | Annual fee payment |
Payment date: 20150706 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20160824 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20170919 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20190128 Year of fee payment: 10 |