KR100860133B1 - 이온 주입에 의한 측벽 밀도의 국부적 증가 - Google Patents
이온 주입에 의한 측벽 밀도의 국부적 증가 Download PDFInfo
- Publication number
- KR100860133B1 KR100860133B1 KR1020047000199A KR20047000199A KR100860133B1 KR 100860133 B1 KR100860133 B1 KR 100860133B1 KR 1020047000199 A KR1020047000199 A KR 1020047000199A KR 20047000199 A KR20047000199 A KR 20047000199A KR 100860133 B1 KR100860133 B1 KR 100860133B1
- Authority
- KR
- South Korea
- Prior art keywords
- copper
- forming
- dielectric layer
- layer
- opening
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/093—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts
- H10W20/095—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts by irradiating with electromagnetic or particle radiation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/40—Ion implantation into wafers, substrates or parts of devices into insulating materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/074—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H10W20/077—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers on sidewalls or on top surfaces of conductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
- H10W20/084—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts for dual-damascene structures
- H10W20/086—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts for dual-damascene structures involving buried masks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/093—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts
- H10W20/097—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts by thermally treating
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/902,024 US6610594B2 (en) | 2001-07-10 | 2001-07-10 | Locally increasing sidewall density by ion implantation |
| US09/902,024 | 2001-07-10 | ||
| PCT/US2002/018842 WO2003007367A1 (en) | 2001-07-10 | 2002-06-12 | Locally increasing sidewall density by ion implantation |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20040015789A KR20040015789A (ko) | 2004-02-19 |
| KR100860133B1 true KR100860133B1 (ko) | 2008-09-25 |
Family
ID=25415200
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020047000199A Expired - Fee Related KR100860133B1 (ko) | 2001-07-10 | 2002-06-12 | 이온 주입에 의한 측벽 밀도의 국부적 증가 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US6610594B2 (https=) |
| EP (1) | EP1405339A1 (https=) |
| JP (1) | JP2004523132A (https=) |
| KR (1) | KR100860133B1 (https=) |
| CN (1) | CN1316589C (https=) |
| TW (1) | TW573341B (https=) |
| WO (1) | WO2003007367A1 (https=) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7049034B2 (en) * | 2003-09-09 | 2006-05-23 | Photronics, Inc. | Photomask having an internal substantially transparent etch stop layer |
| TWI253684B (en) * | 2003-06-02 | 2006-04-21 | Tokyo Electron Ltd | Method and system for using ion implantation for treating a low-k dielectric film |
| TWI302720B (en) * | 2003-07-23 | 2008-11-01 | Tokyo Electron Ltd | Method for using ion implantation to treat the sidewalls of a feature in a low-k dielectric film |
| US20060051681A1 (en) * | 2004-09-08 | 2006-03-09 | Phototronics, Inc. 15 Secor Road P.O. Box 5226 Brookfield, Conecticut | Method of repairing a photomask having an internal etch stop layer |
| KR100613346B1 (ko) * | 2004-12-15 | 2006-08-21 | 동부일렉트로닉스 주식회사 | 반도체 소자 및 그 제조 방법 |
| EP1715517A1 (en) * | 2005-04-22 | 2006-10-25 | AMI Semiconductor Belgium BVBA | Ion implantation of spin on glass materials |
| US7482267B2 (en) * | 2005-04-22 | 2009-01-27 | Ami Semiconductor Belgium Bvba | Ion implantation of spin on glass materials |
| CN100499069C (zh) * | 2006-01-13 | 2009-06-10 | 中芯国际集成电路制造(上海)有限公司 | 使用所选掩模的双大马士革铜工艺 |
| US20100109155A1 (en) * | 2008-11-05 | 2010-05-06 | Chartered Semiconductor Manufacturing, Ltd. | Reliable interconnect integration |
| FR2969375A1 (fr) | 2010-12-17 | 2012-06-22 | St Microelectronics Crolles 2 | Structure d'interconnexion pour circuit intégré |
| KR101932532B1 (ko) | 2012-06-22 | 2018-12-27 | 삼성전자 주식회사 | 반도체 장치 및 그 제조 방법 |
| TWI509689B (zh) * | 2013-02-06 | 2015-11-21 | 國立中央大學 | 介電質材料形成平台側壁的半導體製造方法及其半導體元件 |
| US9231098B2 (en) | 2013-10-30 | 2016-01-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mechanism for forming metal gate structure |
| CN105336666B (zh) * | 2014-06-19 | 2019-06-18 | 中芯国际集成电路制造(上海)有限公司 | 基于金属硬掩膜的超低k互连的制造方法及制造的产品 |
| US11270962B2 (en) * | 2019-10-28 | 2022-03-08 | Nanya Technology Corporation | Semiconductor device and method of manufacturing the same |
| US11488857B2 (en) | 2019-10-31 | 2022-11-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method of manufacture using a contact etch stop layer (CESL) breakthrough process |
| CN112750761A (zh) | 2019-10-31 | 2021-05-04 | 台湾积体电路制造股份有限公司 | 半导体装置及其制造方法 |
| US11257753B2 (en) * | 2020-01-21 | 2022-02-22 | Taiwan Semiconductor Manufacturing Company Ltd. | Interconnect structure and method for manufacturing the interconnect structure |
| US11776895B2 (en) * | 2021-05-06 | 2023-10-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure and method for manufacturing the same |
| US12469745B2 (en) * | 2021-07-30 | 2025-11-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Conductive structures with bottom-less barriers and liners |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5817572A (en) | 1992-06-29 | 1998-10-06 | Intel Corporation | Method for forming multileves interconnections for semiconductor fabrication |
| US6114259A (en) | 1999-07-27 | 2000-09-05 | Lsi Logic Corporation | Process for treating exposed surfaces of a low dielectric constant carbon doped silicon oxide dielectric material to protect the material from damage |
| US6225204B1 (en) | 1998-07-28 | 2001-05-01 | United Microelectronics Corp. | Method for preventing poisoned vias and trenches |
| JP2001267418A (ja) * | 2000-03-21 | 2001-09-28 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
| US6621780B2 (en) | 1999-12-24 | 2003-09-16 | Ricoh Company, Ltd. | Optical recording/reproducing method and apparatus |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3015717B2 (ja) * | 1994-09-14 | 2000-03-06 | 三洋電機株式会社 | 半導体装置の製造方法および半導体装置 |
| JP3282496B2 (ja) * | 1996-05-17 | 2002-05-13 | 松下電器産業株式会社 | 半導体装置の製造方法 |
| US6197688B1 (en) * | 1998-02-12 | 2001-03-06 | Motorola Inc. | Interconnect structure in a semiconductor device and method of formation |
| KR100279300B1 (ko) * | 1998-05-11 | 2001-02-01 | 윤종용 | 금속 배선 연결 방법 |
| JP2000164707A (ja) * | 1998-11-27 | 2000-06-16 | Sony Corp | 半導体装置およびその製造方法 |
| US6221780B1 (en) | 1999-09-29 | 2001-04-24 | International Business Machines Corporation | Dual damascene flowable oxide insulation structure and metallic barrier |
| US6355555B1 (en) * | 2000-01-28 | 2002-03-12 | Advanced Micro Devices, Inc. | Method of fabricating copper-based semiconductor devices using a sacrificial dielectric layer |
| US6444136B1 (en) * | 2000-04-25 | 2002-09-03 | Newport Fab, Llc | Fabrication of improved low-k dielectric structures |
| US6329234B1 (en) * | 2000-07-24 | 2001-12-11 | Taiwan Semiconductor Manufactuirng Company | Copper process compatible CMOS metal-insulator-metal capacitor structure and its process flow |
-
2001
- 2001-07-10 US US09/902,024 patent/US6610594B2/en not_active Expired - Lifetime
-
2002
- 2002-06-12 WO PCT/US2002/018842 patent/WO2003007367A1/en not_active Ceased
- 2002-06-12 KR KR1020047000199A patent/KR100860133B1/ko not_active Expired - Fee Related
- 2002-06-12 JP JP2003513034A patent/JP2004523132A/ja active Pending
- 2002-06-12 CN CNB028137884A patent/CN1316589C/zh not_active Expired - Fee Related
- 2002-06-12 EP EP02734795A patent/EP1405339A1/en not_active Withdrawn
- 2002-07-08 TW TW091115052A patent/TW573341B/zh not_active IP Right Cessation
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5817572A (en) | 1992-06-29 | 1998-10-06 | Intel Corporation | Method for forming multileves interconnections for semiconductor fabrication |
| US6225204B1 (en) | 1998-07-28 | 2001-05-01 | United Microelectronics Corp. | Method for preventing poisoned vias and trenches |
| US6114259A (en) | 1999-07-27 | 2000-09-05 | Lsi Logic Corporation | Process for treating exposed surfaces of a low dielectric constant carbon doped silicon oxide dielectric material to protect the material from damage |
| US6621780B2 (en) | 1999-12-24 | 2003-09-16 | Ricoh Company, Ltd. | Optical recording/reproducing method and apparatus |
| JP2001267418A (ja) * | 2000-03-21 | 2001-09-28 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2003007367A1 (en) | 2003-01-23 |
| US20030013296A1 (en) | 2003-01-16 |
| CN1316589C (zh) | 2007-05-16 |
| KR20040015789A (ko) | 2004-02-19 |
| US6610594B2 (en) | 2003-08-26 |
| CN1579017A (zh) | 2005-02-09 |
| JP2004523132A (ja) | 2004-07-29 |
| EP1405339A1 (en) | 2004-04-07 |
| TW573341B (en) | 2004-01-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100860133B1 (ko) | 이온 주입에 의한 측벽 밀도의 국부적 증가 | |
| US6355555B1 (en) | Method of fabricating copper-based semiconductor devices using a sacrificial dielectric layer | |
| US6303486B1 (en) | Method of fabricating copper-based semiconductor devices using a sacrificial dielectric layer and an unconstrained copper anneal | |
| US6368967B1 (en) | Method to control mechanical stress of copper interconnect line using post-plating copper anneal | |
| US6261963B1 (en) | Reverse electroplating of barrier metal layer to improve electromigration performance in copper interconnect devices | |
| US7042095B2 (en) | Semiconductor device including an interconnect having copper as a main component | |
| US8247902B2 (en) | Semiconductor device and manufacturing method of the same | |
| US20010051420A1 (en) | Dielectric formation to seal porosity of low dielectic constant (low k) materials after etch | |
| US6383913B1 (en) | Method for improving surface wettability of low k material | |
| US6468898B1 (en) | Method of manufacturing semiconductor device | |
| US6498112B1 (en) | Graded oxide caps on low dielectric constant (low K) chemical vapor deposition (CVD) films | |
| US6514844B1 (en) | Sidewall treatment for low dielectric constant (low K) materials by ion implantation | |
| US20060183317A1 (en) | Semiconductor device and a method of manufacturing the same | |
| US20060118955A1 (en) | Robust copper interconnection structure and fabrication method thereof | |
| US20020127849A1 (en) | Method of manufacturing dual damascene structure | |
| US6881665B1 (en) | Depth of focus (DOF) for trench-first-via-last (TFVL) damascene processing with hard mask and low viscosity photoresist | |
| KR100399909B1 (ko) | 반도체 소자의 층간 절연막 형성 방법 | |
| US7378740B2 (en) | Dual damascene structure for the wiring-line structures of multi-level interconnects in integrated circuit | |
| KR20020053610A (ko) | 반도체장치의 배선 및 배선연결부 제조방법 | |
| KR100621228B1 (ko) | 반도체 소자의 배선 및 배선연결부 제조방법 | |
| KR100714026B1 (ko) | 반도체 소자의 금속 배선 형성 방법 | |
| KR20060127648A (ko) | 듀얼 다마신 패턴 형성 방법 | |
| KR19990081582A (ko) | 이중 다마신 기술 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| E13-X000 | Pre-grant limitation requested |
St.27 status event code: A-2-3-E10-E13-lim-X000 |
|
| PA0105 | International application |
St.27 status event code: A-0-1-A10-A15-nap-PA0105 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| A201 | Request for examination | ||
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
St.27 status event code: A-1-2-D10-D21-exm-PE0902 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
St.27 status event code: A-1-2-D10-D22-exm-PE0701 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-PR0701 |
|
| PR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U12-oth-PR1002 Fee payment year number: 1 |
|
| PG1601 | Publication of registration |
St.27 status event code: A-4-4-Q10-Q13-nap-PG1601 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-5-5-R10-R11-asn-PN2301 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-5-5-R10-R11-asn-PN2301 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-5-5-R10-R14-asn-PN2301 |
|
| FPAY | Annual fee payment |
Payment date: 20110812 Year of fee payment: 4 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 4 |
|
| LAPS | Lapse due to unpaid annual fee | ||
| PC1903 | Unpaid annual fee |
St.27 status event code: A-4-4-U10-U13-oth-PC1903 Not in force date: 20120919 Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE |
|
| PC1903 | Unpaid annual fee |
St.27 status event code: N-4-6-H10-H13-oth-PC1903 Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE Not in force date: 20120919 |
|
| R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-5-5-R10-R18-oth-X000 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |