KR100751745B1 - 메모리 셀 커패시터 구조에서 메모리 셀 커패시터 판을형성하는 방법 - Google Patents

메모리 셀 커패시터 구조에서 메모리 셀 커패시터 판을형성하는 방법 Download PDF

Info

Publication number
KR100751745B1
KR100751745B1 KR1020067022888A KR20067022888A KR100751745B1 KR 100751745 B1 KR100751745 B1 KR 100751745B1 KR 1020067022888 A KR1020067022888 A KR 1020067022888A KR 20067022888 A KR20067022888 A KR 20067022888A KR 100751745 B1 KR100751745 B1 KR 100751745B1
Authority
KR
South Korea
Prior art keywords
memory cell
layer
cell capacitor
capacitor plate
sacrificial layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020067022888A
Other languages
English (en)
Korean (ko)
Other versions
KR20060129099A (ko
Inventor
더글라스 엘. 케일
Original Assignee
램 리써치 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 램 리써치 코포레이션 filed Critical 램 리써치 코포레이션
Publication of KR20060129099A publication Critical patent/KR20060129099A/ko
Application granted granted Critical
Publication of KR100751745B1 publication Critical patent/KR100751745B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00Resistors, capacitors or inductors
    • H10D1/60Capacitors
    • H10D1/68Capacitors having no potential barriers
    • H10D1/692Electrodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76885By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00Resistors, capacitors or inductors
    • H10D1/60Capacitors
    • H10D1/68Capacitors having no potential barriers
    • H10D1/682Capacitors having no potential barriers having dielectrics comprising perovskite structures

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
KR1020067022888A 1999-03-31 2000-03-30 메모리 셀 커패시터 구조에서 메모리 셀 커패시터 판을형성하는 방법 Expired - Fee Related KR100751745B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/281,866 US6268260B1 (en) 1999-03-31 1999-03-31 Methods of forming memory cell capacitor plates in memory cell capacitor structures
US09/281,866 1999-03-31
PCT/US2000/008638 WO2000059011A2 (en) 1999-03-31 2000-03-30 Memory cell capacitor plate

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
KR1020017012473A Division KR100751744B1 (ko) 1999-03-31 2000-03-30 메모리 셀 커패시터 구조에서 메모리 셀 커패시터 판을형성하는 방법

Publications (2)

Publication Number Publication Date
KR20060129099A KR20060129099A (ko) 2006-12-14
KR100751745B1 true KR100751745B1 (ko) 2007-08-27

Family

ID=23079096

Family Applications (2)

Application Number Title Priority Date Filing Date
KR1020067022888A Expired - Fee Related KR100751745B1 (ko) 1999-03-31 2000-03-30 메모리 셀 커패시터 구조에서 메모리 셀 커패시터 판을형성하는 방법
KR1020017012473A Expired - Fee Related KR100751744B1 (ko) 1999-03-31 2000-03-30 메모리 셀 커패시터 구조에서 메모리 셀 커패시터 판을형성하는 방법

Family Applications After (1)

Application Number Title Priority Date Filing Date
KR1020017012473A Expired - Fee Related KR100751744B1 (ko) 1999-03-31 2000-03-30 메모리 셀 커패시터 구조에서 메모리 셀 커패시터 판을형성하는 방법

Country Status (4)

Country Link
US (1) US6268260B1 (enExample)
JP (2) JP5150022B2 (enExample)
KR (2) KR100751745B1 (enExample)
WO (1) WO2000059011A2 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10022656B4 (de) * 2000-04-28 2006-07-06 Infineon Technologies Ag Verfahren zum Entfernen von Strukturen
KR100359299B1 (en) * 2001-03-26 2002-11-07 Samsung Electronics Co Ltd Semiconductor memory device having resist pattern and method for forming metal contact thereof
KR100487558B1 (ko) * 2003-03-03 2005-05-03 삼성전자주식회사 반실린더형 캐패시터를 갖는 강유전체 메모리 소자 및 그제조방법
KR100615092B1 (ko) * 2004-08-16 2006-08-23 삼성전자주식회사 노드 도전막 패턴들에 각각 자기 정렬시킨 하부 전극들을갖는 에프. 램들 및 그 형성방법들
KR101452229B1 (ko) * 2007-06-12 2014-10-22 후지필름 가부시키가이샤 네가티브 톤 현상용 레지스트 조성물 및 이것을 사용한 패턴형성방법
KR101435520B1 (ko) 2008-08-11 2014-09-01 삼성전자주식회사 반도체 소자 및 반도체 소자의 패턴 형성 방법
KR101540083B1 (ko) * 2008-10-22 2015-07-30 삼성전자주식회사 반도체 소자의 패턴 형성 방법

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5366920A (en) * 1993-04-12 1994-11-22 Nec Corporation Method for fabricating a thin film capacitor
US5392189A (en) * 1993-04-02 1995-02-21 Micron Semiconductor, Inc. Capacitor compatible with high dielectric constant materials having two independent insulative layers and the method for forming same
US5808854A (en) * 1994-10-24 1998-09-15 Micron Technology, Inc. Capacitor construction with oxidation barrier blocks

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2799566B2 (ja) * 1985-11-14 1998-09-17 セイコーインスツルメンツ株式会社 半導体装置の製造方法
US5283201A (en) 1988-05-17 1994-02-01 Advanced Power Technology, Inc. High density power device fabrication process
WO1991016731A1 (fr) 1990-04-24 1991-10-31 Seiko Epson Corporation Dispositif a semiconducteur avec materiau ferro-electrique et procede de production de ce dispositif
US5142437A (en) 1991-06-13 1992-08-25 Ramtron Corporation Conducting electrode layers for ferroelectric capacitors in integrated circuits and method
JPH06151749A (ja) * 1992-11-04 1994-05-31 Mitsubishi Electric Corp 半導体装置およびその製造方法
JP3267389B2 (ja) * 1993-06-23 2002-03-18 沖電気工業株式会社 メモリセルのキャパシタ形成方法
US5504041A (en) * 1994-08-01 1996-04-02 Texas Instruments Incorporated Conductive exotic-nitride barrier layer for high-dielectric-constant materials
JPH0897219A (ja) * 1994-09-26 1996-04-12 Hitachi Ltd 導電体の形成方法
US5801916A (en) 1995-11-13 1998-09-01 Micron Technology, Inc. Pre-patterned contact fill capacitor for dielectric etch protection
US5789320A (en) 1996-04-23 1998-08-04 International Business Machines Corporation Plating of noble metal electrodes for DRAM and FRAM
JPH10107223A (ja) 1996-10-02 1998-04-24 Texas Instr Japan Ltd 誘電体キャパシタ及び誘電体メモリ装置と、これらの製造方法
JP3114640B2 (ja) * 1997-02-14 2000-12-04 日本電気株式会社 半導体装置の製造方法
JPH10289985A (ja) * 1997-04-14 1998-10-27 Mitsubishi Electric Corp キャパシタを有する半導体装置の製造方法
KR100230418B1 (ko) * 1997-04-17 1999-11-15 윤종용 백금족 금속층 형성방법 및 이를 이용한 커패시터 제조방법
JPH10335604A (ja) * 1997-06-02 1998-12-18 Mitsubishi Electric Corp 半導体メモリ装置及びその製造方法
JPH10340871A (ja) * 1997-06-06 1998-12-22 Toshiba Corp 研磨方法及び半導体装置の製造方法
JP3569112B2 (ja) * 1997-07-17 2004-09-22 株式会社東芝 半導体集積回路およびその製造方法
JPH1187644A (ja) * 1997-09-01 1999-03-30 Sony Corp Dramの製造方法
JPH11214653A (ja) * 1998-01-28 1999-08-06 Toshiba Corp 半導体装置およびその製造方法
JP3226166B2 (ja) * 1998-02-06 2001-11-05 ソニー株式会社 強誘電体キャパシタおよびその製造方法並びに強誘電体メモリ
JP3905977B2 (ja) * 1998-05-22 2007-04-18 株式会社東芝 半導体装置の製造方法
JP4809961B2 (ja) * 1998-08-07 2011-11-09 株式会社東芝 半導体装置及びその製造方法
JP2000243931A (ja) * 1998-12-22 2000-09-08 Toshiba Corp 半導体装置及びその製造方法
JP2000260957A (ja) * 1999-03-12 2000-09-22 Hitachi Ltd 半導体装置の製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5392189A (en) * 1993-04-02 1995-02-21 Micron Semiconductor, Inc. Capacitor compatible with high dielectric constant materials having two independent insulative layers and the method for forming same
US5366920A (en) * 1993-04-12 1994-11-22 Nec Corporation Method for fabricating a thin film capacitor
US5808854A (en) * 1994-10-24 1998-09-15 Micron Technology, Inc. Capacitor construction with oxidation barrier blocks

Also Published As

Publication number Publication date
US6268260B1 (en) 2001-07-31
JP2012186499A (ja) 2012-09-27
WO2000059011A2 (en) 2000-10-05
JP2002540626A (ja) 2002-11-26
KR100751744B1 (ko) 2007-08-24
KR20060129099A (ko) 2006-12-14
KR20020003227A (ko) 2002-01-10
WO2000059011A3 (en) 2001-02-22
JP5150022B2 (ja) 2013-02-20

Similar Documents

Publication Publication Date Title
KR100643426B1 (ko) 스택 캐패시터용 테이퍼형 전극
KR100481867B1 (ko) 강유전체 커패시터 및 그 제조 방법
US6097051A (en) Semiconductor device and method of fabricating
US6993814B2 (en) Method of fabricating a capacitor having sidewall spacer protecting the dielectric layer
US6605835B2 (en) Ferroelectric memory and its method of fabrication
US6054391A (en) Method for etching a platinum layer in a semiconductor device
US5631804A (en) Contact fill capacitor having a sidewall that connects the upper and lower surfaces of the dielectric and partially surrounds an insulating layer
JP2012186499A (ja) メモリセルキャパシタ構造におけるメモリセルキャパシタプレートの形成方法
JP3666877B2 (ja) 半導体記憶装置およびその製造方法
US20210351347A1 (en) ReRAM STRUCTURE AND METHOD OF FABRICATING THE SAME
JPWO1997035341A1 (ja) 半導体記憶装置およびその製造方法
US6420272B1 (en) Method for removal of hard mask used to define noble metal electrode
KR100489845B1 (ko) 커패시터 구조물의 제조 방법
CN113380947A (zh) 一种半导体集成电路器件及其制造方法
US7045837B2 (en) Hardmask with high selectivity for Ir barriers for ferroelectric capacitor manufacturing
US12127488B2 (en) Resistive random access memory structure and fabrication method thereof
US7015049B2 (en) Fence-free etching of iridium barrier having a steep taper angle
KR100190055B1 (ko) 반도체 장치의 백금전극 제조방법
KR100213263B1 (ko) 강유전체 커패시터 제조방법
KR0176162B1 (ko) 반도체 메모리 소자 및 그 저항층 형성방법
KR0175004B1 (ko) 반도체 장치의 커패시터 및 그 제조방법
KR19990017321A (ko) 반도체 메모리 소자의 커패시터 제조방법
US20020182753A1 (en) Method of forming a capacitor in a FeRAM
KR20020009696A (ko) 포토레지스트 패턴 측벽에 증착되는 폴리머를 제거할 수있는 패턴 형성 방법 및 그를 이용한 강유전체 캐패시터형성 방법
KR20040107133A (ko) 반도체 캐패시터의 저장 전극 형성방법

Legal Events

Date Code Title Description
A107 Divisional application of patent
A201 Request for examination
PA0104 Divisional application for international application

St.27 status event code: A-0-1-A10-A16-div-PA0104

St.27 status event code: A-0-1-A10-A18-div-PA0104

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

Fee payment year number: 1

St.27 status event code: A-2-2-U10-U12-oth-PR1002

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

G170 Re-publication after modification of scope of protection [patent]
PG1701 Publication of correction

Patent document republication publication date: 20080421

Republication note text: Request for Correction Notice (Document Request)

Gazette number: 1007517450000

Gazette reference publication date: 20070827

St.27 status event code: A-5-5-P10-P19-oth-PG1701

PR1001 Payment of annual fee

Fee payment year number: 4

St.27 status event code: A-4-4-U10-U11-oth-PR1001

PR1001 Payment of annual fee

Fee payment year number: 5

St.27 status event code: A-4-4-U10-U11-oth-PR1001

FPAY Annual fee payment

Payment date: 20120806

Year of fee payment: 6

PR1001 Payment of annual fee

Fee payment year number: 6

St.27 status event code: A-4-4-U10-U11-oth-PR1001

FPAY Annual fee payment

Payment date: 20130808

Year of fee payment: 7

PR1001 Payment of annual fee

Fee payment year number: 7

St.27 status event code: A-4-4-U10-U11-oth-PR1001

FPAY Annual fee payment

Payment date: 20140805

Year of fee payment: 8

PR1001 Payment of annual fee

Fee payment year number: 8

St.27 status event code: A-4-4-U10-U11-oth-PR1001

FPAY Annual fee payment

Payment date: 20150805

Year of fee payment: 9

PR1001 Payment of annual fee

Fee payment year number: 9

St.27 status event code: A-4-4-U10-U11-oth-PR1001

FPAY Annual fee payment

Payment date: 20160805

Year of fee payment: 10

PR1001 Payment of annual fee

Fee payment year number: 10

St.27 status event code: A-4-4-U10-U11-oth-PR1001

FPAY Annual fee payment

Payment date: 20170808

Year of fee payment: 11

PR1001 Payment of annual fee

Fee payment year number: 11

St.27 status event code: A-4-4-U10-U11-oth-PR1001

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

Not in force date: 20180818

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

St.27 status event code: A-4-4-U10-U13-oth-PC1903

PC1903 Unpaid annual fee

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20180818

St.27 status event code: N-4-6-H10-H13-oth-PC1903

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000