KR100642648B1 - 실리사이드막들을 갖는 콘택 구조체, 이를 채택하는반도체소자, 및 이를 제조하는 방법들 - Google Patents
실리사이드막들을 갖는 콘택 구조체, 이를 채택하는반도체소자, 및 이를 제조하는 방법들 Download PDFInfo
- Publication number
- KR100642648B1 KR100642648B1 KR1020050085404A KR20050085404A KR100642648B1 KR 100642648 B1 KR100642648 B1 KR 100642648B1 KR 1020050085404 A KR1020050085404 A KR 1020050085404A KR 20050085404 A KR20050085404 A KR 20050085404A KR 100642648 B1 KR100642648 B1 KR 100642648B1
- Authority
- KR
- South Korea
- Prior art keywords
- contact hole
- source
- thickness
- contact
- silicide
- Prior art date
Links
- 229910021332 silicide Inorganic materials 0.000 title claims abstract description 165
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 title claims abstract description 165
- 239000004065 semiconductor Substances 0.000 title claims abstract description 78
- 238000000034 method Methods 0.000 title claims description 46
- 239000000758 substrate Substances 0.000 claims abstract description 70
- 239000012535 impurity Substances 0.000 claims abstract description 30
- 238000004519 manufacturing process Methods 0.000 claims abstract description 17
- 229910052751 metal Inorganic materials 0.000 claims description 47
- 239000002184 metal Substances 0.000 claims description 47
- 230000000149 penetrating effect Effects 0.000 claims description 12
- 238000000059 patterning Methods 0.000 claims description 6
- 238000009413 insulation Methods 0.000 claims 1
- 230000002093 peripheral effect Effects 0.000 description 20
- 125000006850 spacer group Chemical group 0.000 description 18
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 8
- 150000002500 ions Chemical class 0.000 description 8
- 238000002955 isolation Methods 0.000 description 8
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 7
- 229910052721 tungsten Inorganic materials 0.000 description 7
- 239000010937 tungsten Substances 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 4
- 229910045601 alloy Inorganic materials 0.000 description 4
- 239000000956 alloy Substances 0.000 description 4
- 239000010941 cobalt Substances 0.000 description 4
- 229910017052 cobalt Inorganic materials 0.000 description 4
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 4
- 238000010438 heat treatment Methods 0.000 description 4
- 229910052759 nickel Inorganic materials 0.000 description 4
- 229910052715 tantalum Inorganic materials 0.000 description 4
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- 229910052719 titanium Inorganic materials 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 240000006829 Ficus sundaica Species 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000005484 gravity Effects 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000008719 thickening Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System the conductive layers comprising silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/24—Alloying of impurity materials, e.g. doping materials, electrode materials, with a semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76855—After-treatment introducing at least one additional element into the layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
- H01L21/823425—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures manufacturing common source or drain regions between a plurality of conductor-insulator-semiconductor structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823443—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes silicided or salicided gate conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Abstract
Description
Claims (26)
- 기판;상기 기판 상에 형성된 제1 및 제2 도전성 영역들;상기 제1 및 제2 도전성 영역들을 덮는 절연막;상기 절연막을 관통하여 상기 제1 및 제2 도전성 영역들을 각각 노출시키는 제1 및 제2 콘택 홀들;상기 제1 콘택 홀에 의해 노출된 상기 제1 도전성 영역 상에 형성되고 제1 두께를 갖는 제1 실리사이드막; 및상기 제2 콘택 홀에 의해 노출된 상기 제2 도전성 영역 상에 형성되고 상기 제1 두께와 다른 제2 두께를 갖는 제2 실리사이드막을 포함하는 콘택 구조체.
- 제 1 항에 있어서,상기 제1 및 제2 도전성 영역들은 각각 제1 및 제2 불순물 영역들인 것을 특징으로 하는 콘택 구조체.
- 제 2 항에 있어서,상기 제1 두께는 상기 제2 두께보다 크고, 상기 제1 불순물 영역은 상기 제2 불순물 영역보다 큰 접합 깊이를 갖는 것을 특징으로 하는 콘택 구조체.
- 제 1 항에 있어서,상기 제1 실리사이드막 상의 상기 제1 콘택 홀을 채우는 제1 콘택 플러그; 및상기 제2 실리사이드막 상의 상기 제2 콘택 홀을 채우는 제2 콘택 플러그를 더 포함하는 것을 특징으로 하는 콘택 구조체.
- 제 4 항에 있어서,상기 제1 및 제2 콘택 플러그들은 금속 플러그 또는 반도체 플러그인 것을 특징으로 하는 콘택 구조체.
- 반도체기판;상기 반도체기판 상에 형성되고 제1 소스/드레인 영역들 및 이들 사이의 제1 채널 영역 상부에 배치된 제1 게이트 전극을 갖는 제1 트랜지스터;상기 반도체기판 상에 형성되고 제2 소스/드레인 영역들 및 이들 사이의 제2 채널 영역 상부에 배치된 제2 게이트 전극을 갖는 제2 트랜지스터;상기 제1 및 제2 트랜지스터들을 갖는 기판 상에 형성된 절연막;상기 절연막을 관통하여 상기 제1 소스/드레인 영역들중 적어도 어느 하나와 상기 제2 소스/드레인 영역들중 적어도 어느 하나를 각각 노출시키는 제1 및 제2 콘택 홀들;상기 제1 콘택 홀에 의해 노출된 상기 제1 소스/드레인 영역 상에 형성되고 제1 두께를 갖는 제1 실리사이드막; 및상기 제2 콘택 홀에 의해 노출된 상기 제2 소스/드레인 영역 상에 형성되고 상기 제1 두께와 다른 제2 두께를 갖는 제2 실리사이드막을 포함하는 반도체소자.
- 제 6 항에 있어서,상기 제1 두께가 상기 제2 두께보다 크고, 상기 제1 소스/드레인 영역들이 상기 제2 소스/드레인 영역들보다 깊은 접합 깊이를 갖는 것을 특징으로 하는 반도체소자.
- 제 7 항에 있어서,상기 제1 두께가 상기 제2 두께보다 크고, 상기 제1 콘택 홀과 상기 게1 게이트 전극 사이의 거리가 상기 제2 콘택 홀과 상기 제2 게이트 전극 사이의 거리보다 큰 것을 특징으로 하는 반도체소자.
- 제 6 항에 있어서,상기 제1 콘택 홀과 상기 게1 게이트 전극 사이의 거리가 상기 제2 콘택 홀과 상기 제2 게이트 전극 사이의 거리보다 크고, 상기 제1 두께는 상기 제2 두께보다 큰 것을 특징으로 하는 반도체소자.
- 제 6 항에 있어서,상기 제1 실리사이드막 상의 상기 제1 콘택 홀을 채우는 제1 콘택 플러그; 및상기 제2 실리사이드막 상의 상기 제2 콘택 홀을 채우는 제2 콘택 플러그를 더 포함하는 것을 특징으로 하는 반도체소자.
- 제 10 항에 있어서,상기 제1 및 제2 콘택 플러그들은 금속 플러그 또는 반도체 플러그인 것을 특징으로 하는 반도체소자.
- 반도체 기판을 준비하고,상기 반도체 기판 상에 제1 및 제2 도전성 영역들을 형성하고,상기 제1 및 제2 도전성 영역들을 갖는 기판 상에 절연막을 형성하고,상기 절연막을 패터닝하여 상기 제1 도전성 영역을 노출시키도록 상기 절연막을 관통하는 제1 콘택 홀을 형성하고,상기 제1 콘택 홀에 의하여 노출된 상기 제1 도전성 영역 상에 제1 두께를 갖는 제1 실리사이드막을 형성하고,상기 절연막을 패터닝하여 상기 제2 도전성 영역을 노출시키도록 상기 절연막을 관통하는 제2 콘택 홀을 형성하고,상기 제2 콘택 홀에 의하여 노출된 상기 제2 도전성 영역 상에 상기 제1 두께와 다른 제2 두께를 갖는 제2 실리사이드막을 형성하는 것을 포함하는 콘택 구조 체 형성 방법.
- 제 12 항에 있어서,상기 제1 및 제2 도전성 영역들은 각각 제1 및 제2 불순물 영역들로 형성되는 것을 특징으로 하는 콘택 구조체 형성 방법.
- 제 13 항에 있어서,상기 제1 불순물 영역들 및 상기 제2 불순물 영역들은 서로 다른 접합 깊이를 갖도록 형성되는 것을 특징으로 하는 콘택 구조체 형성 방법.
- 제 14 항에 있어서,상기 제1 불순물 영역들 및 상기 제2 불순물 영역들 중 얕은 접합 깊이를 갖는 불순물 영역들에 상기 제1 및 제2 실리사이드막들 중 얇은 두께를 갖는 실리사이드막을 형성하는 것을 특징으로 하는 콘택 구조체 형성 방법.
- 제 12 항에 있어서,상기 제2 실리사이드막을 형성하는 것은상기 제2 콘택 홀을 갖는 기판 상에 금속막을 형성하고,상기 금속막을 갖는 기판을 열처리하여 상기 제2 콘택 홀에 의하여 노출된 상기 제2 도전성 영역에 선택적으로 제2 실리사이드막을 형성함과 동시에 상기 절 연막 및 상기 제1 실리사이드막 상에 미반응된 금속막을 남기고,상기 미반응된 금속막을 선택적으로 제거하는 것을 포함하는 콘택 구조체 형성 방법.
- 제 12 항에 있어서,상기 제1 실리사이드막 상의 상기 제1 콘택 홀 및 상기 제2 실리사이드막 상의 상기 제2 콘택 홀을 각각 채우는 제1 콘택 플러그 및 제2 콘택 플러그를 형성하는 것을 더 포함하는 콘택 구조체 형성 방법.
- 제 17 항에 있어서,상기 제1 및 제2 콘택 플러그들은 금속 플러그 또는 반도체 플러그로 형성되는 것을 특징으로 하는 콘택 구조체 형성 방법.
- 반도체기판을 준비하고,상기 반도체기판 상에 제1 소스/드레인 영역들 및 이들 사이의 제1 채널 영역 상부에 배치된 제1 게이트 전극을 갖는 제1 트랜지스터를 형성함과 아울러서 제2 소스/드레인 영역들 및 이들 사이의 제2 채널 영역 상부에 배치된 제2 게이트 전극을 갖는 제2 트랜지스터를 형성하고,상기 제1 및 제2 트랜지스터들을 갖는 기판 상에 절연막을 형성하고,상기 절연막을 패터닝하여 상기 제1 소스/드레인 영역들 중 선택된 적어도 하나를 노출시키도록 상기 절연막을 관통하는 제1 콘택 홀을 형성하고,상기 제1 콘택 홀에 의하여 노출된 상기 제1 소스/드레인 영역 상에 제1 두께의 제1 실리사이드막을 형성하고,상기 절연막을 패터닝하여 상기 제2 소스/드레인 영역들 중 선택된 적어도 하나를 노출시키도록 상기 절연막을 관통하는 제2콘택 홀을 형성하고,상기 제2 콘택 홀에 의하여 노출된 상기 제2 소스/드레인 영역 상에 상기 제1 실리사이드막의 두께와 다른 제2 두께의 제2 실리사이드막을 형성하는 것을 포함하는 반도체소자의 제조방법.
- 제 19 항에 있어서,상기 제1 소스/드레인 영역들 및 상기 제2 소스/드레인 영역들이 서로 다른 접합 깊이를 갖도록 형성되는 것을 특징으로 하는 반도체소자의 제조방법.
- 제 20 항에 있어서,상기 제1 소스/ 드레인 영역들 및 상기 제2 소스/드레인 영역들 중 얕은 접합 깊이를 갖는 소스/드레인 영역들에 상기 제1 및 제2 실리사이드막들 중 얇은 두께를 갖는 실리사이드막을 형성하는 것을 특징으로 하는 반도체소자의 제조방법.
- 제 19 항에 있어서,상기 제1 게이트 전극과 상기 제1 콘택 홀 사이의 이격된 거리와 상기 제2 게이트 전극과 상기 제2 콘택 홀 사이의 이격된 거리가 서로 다르도록 상기 콘택 홀들이 형성되는 것을 특징으로 하는 반도체소자의 제조방법.
- 제 22 항에 있어서,상기 제1 및 제2 콘택 홀들 중 게이트 전극과의 이격된 거리가 작은 콘택 홀에 의하여 노출된 소스/드레인 영역들에 상기 제1 및 제2 실리사이드막들 중 얇은 두께를 갖는 실리사이드막을 형성하는 것을 특징으로 하는 반도체소자의 제조방법.
- 제 19 항에 있어서,상기 제2 실리사이드막을 형성하는 것은상기 제2 콘택 홀을 갖는 기판 상에 금속막을 형성하고,상기 금속막을 갖는 기판을 열처리하여 상기 제2 콘택 홀에 의하여 노출된 상기 제2 도전성 영역에 선택적으로 제2 실리사이드막을 형성함과 동시에 상기 절연막 및 상기 제1 실리사이드막 상에 미반응된 금속막을 남기고,상기 미반응된 금속막을 선택적으로 제거하는 것을 포함하는 반도체소자의 제조방법.
- 제 19 항에 있어서,상기 제1 실리사이드막 상의 상기 제1 콘택 홀 및 상기 제2 실리사이드막 상의 상기 제2 콘택 홀을 각각 채우는 제1 콘택 플러그 및 제2 콘택 플러그를 형성하 는 것을 더 포함하는 반도체소자의 제조방법.
- 제 25 항에 있어서,상기 제1 및 제2 콘택 플러그들은 금속 플러그 또는 반도체 플러그로 형성되는 것을 특징으로 하는 반도체소자의 제조방법.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020050085404A KR100642648B1 (ko) | 2005-09-13 | 2005-09-13 | 실리사이드막들을 갖는 콘택 구조체, 이를 채택하는반도체소자, 및 이를 제조하는 방법들 |
US11/416,328 US7446043B2 (en) | 2005-09-13 | 2006-05-02 | Contact structure having silicide layers, semiconductor device employing the same, and methods of fabricating the contact structure and semiconductor device |
CN2006100778738A CN1933141B (zh) | 2005-09-13 | 2006-05-10 | 具有硅化物层的接触结构、使用其的半导体器件、以及制造该接触结构和半导体器件的方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020050085404A KR100642648B1 (ko) | 2005-09-13 | 2005-09-13 | 실리사이드막들을 갖는 콘택 구조체, 이를 채택하는반도체소자, 및 이를 제조하는 방법들 |
Publications (1)
Publication Number | Publication Date |
---|---|
KR100642648B1 true KR100642648B1 (ko) | 2006-11-10 |
Family
ID=37653772
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020050085404A KR100642648B1 (ko) | 2005-09-13 | 2005-09-13 | 실리사이드막들을 갖는 콘택 구조체, 이를 채택하는반도체소자, 및 이를 제조하는 방법들 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7446043B2 (ko) |
KR (1) | KR100642648B1 (ko) |
CN (1) | CN1933141B (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20210038836A (ko) * | 2019-09-30 | 2021-04-08 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 상이한 비아 계면 요건을 위한 상이한 비아 구성 |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070284654A1 (en) * | 2006-06-08 | 2007-12-13 | Rubino Judith M | Metal alloy layer over conductive region of transistor device of different conductive material than conductive region |
JP4410222B2 (ja) * | 2006-06-21 | 2010-02-03 | 株式会社東芝 | 半導体装置及びその製造方法 |
JP4822982B2 (ja) * | 2006-08-21 | 2011-11-24 | 株式会社東芝 | 半導体装置の製造方法 |
US8236693B2 (en) * | 2007-05-15 | 2012-08-07 | Advanced Micro Devices, Inc. | Methods of forming silicides of different thicknesses on different structures |
JP5834520B2 (ja) * | 2011-06-15 | 2015-12-24 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法および半導体装置 |
CN103000504A (zh) * | 2011-09-14 | 2013-03-27 | 中国科学院微电子研究所 | 半导体器件及其制造方法 |
CN102437052B (zh) * | 2011-11-18 | 2013-07-24 | 上海华虹Nec电子有限公司 | 形成硅化物的方法 |
US20140306290A1 (en) * | 2013-04-11 | 2014-10-16 | International Business Machines Corporation | Dual Silicide Process Compatible with Replacement-Metal-Gate |
US10510851B2 (en) * | 2016-11-29 | 2019-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Low resistance contact method and structure |
CN109427773B (zh) | 2017-08-30 | 2022-02-11 | 蓝枪半导体有限责任公司 | 半导体结构及其制造方法 |
KR20190034023A (ko) | 2017-09-22 | 2019-04-01 | 삼성전자주식회사 | 집적회로 소자 |
KR20200032789A (ko) * | 2018-09-18 | 2020-03-27 | 에스케이하이닉스 주식회사 | 반도체 집적 회로 장치의 콘택 플러그 형성방법 |
US11349004B2 (en) * | 2020-04-28 | 2022-05-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Backside vias in semiconductor device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100327513B1 (ko) * | 1996-12-18 | 2002-08-14 | 샤프 마이크로일렉트로닉스 테크놀러지 인코포레이티드 | 트랜지스터전극상에실리사이드층이형성된ic구조,mos트랜지스터및그의제조방법 |
US6649976B2 (en) * | 1994-01-28 | 2003-11-18 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having metal silicide film and manufacturing method thereof |
US20040188765A1 (en) * | 2003-03-28 | 2004-09-30 | International Business Machines Corporation | Cmos device integration for low external resistance |
KR20040087527A (ko) * | 2003-04-08 | 2004-10-14 | 아남반도체 주식회사 | 실리사이드 형성 방법 및 이 방법에 의해 제조된실리사이드를 갖는 반도체 소자 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5766997A (en) * | 1909-11-30 | 1998-06-16 | Nkk Corporation | Method of forming floating gate type non-volatile semiconductor memory device having silicided source and drain regions |
NL8903158A (nl) * | 1989-12-27 | 1991-07-16 | Philips Nv | Werkwijze voor het contacteren van silicidesporen. |
US6440828B1 (en) * | 1996-05-30 | 2002-08-27 | Nec Corporation | Process of fabricating semiconductor device having low-resistive contact without high temperature heat treatment |
KR100285702B1 (ko) | 1998-09-29 | 2001-04-02 | 윤종용 | 반도체 디램용 콘택 및 그 제조 방법 |
KR100333358B1 (ko) | 1999-07-07 | 2002-04-18 | 박종섭 | 반도체장치의 콘택 형성방법 |
KR100578120B1 (ko) | 1999-09-13 | 2006-05-10 | 삼성전자주식회사 | 신뢰성 있는 비트라인 콘택 구조 및 이를 형성하는 방법 |
JP2002198325A (ja) | 2000-12-26 | 2002-07-12 | Toshiba Corp | 半導体装置およびその製造方法 |
KR20020066585A (ko) | 2001-02-12 | 2002-08-21 | 주식회사 하이닉스반도체 | 반도체 소자의 비트라인 콘택 형성방법 |
JP2002261161A (ja) * | 2001-03-05 | 2002-09-13 | Hitachi Ltd | 半導体装置の製造方法 |
KR100465876B1 (ko) * | 2002-07-25 | 2005-01-13 | 삼성전자주식회사 | 반도체 소자 실리사이드 배선 형성방법 |
KR100983514B1 (ko) | 2003-06-30 | 2010-09-27 | 주식회사 하이닉스반도체 | 반도체소자 제조 방법 |
KR100512059B1 (ko) | 2003-12-05 | 2005-09-05 | 매그나칩 반도체 유한회사 | 반도체 소자의 제조 방법 |
-
2005
- 2005-09-13 KR KR1020050085404A patent/KR100642648B1/ko active IP Right Grant
-
2006
- 2006-05-02 US US11/416,328 patent/US7446043B2/en active Active
- 2006-05-10 CN CN2006100778738A patent/CN1933141B/zh active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6649976B2 (en) * | 1994-01-28 | 2003-11-18 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having metal silicide film and manufacturing method thereof |
KR100327513B1 (ko) * | 1996-12-18 | 2002-08-14 | 샤프 마이크로일렉트로닉스 테크놀러지 인코포레이티드 | 트랜지스터전극상에실리사이드층이형성된ic구조,mos트랜지스터및그의제조방법 |
US20040188765A1 (en) * | 2003-03-28 | 2004-09-30 | International Business Machines Corporation | Cmos device integration for low external resistance |
KR20040087527A (ko) * | 2003-04-08 | 2004-10-14 | 아남반도체 주식회사 | 실리사이드 형성 방법 및 이 방법에 의해 제조된실리사이드를 갖는 반도체 소자 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20210038836A (ko) * | 2019-09-30 | 2021-04-08 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 상이한 비아 계면 요건을 위한 상이한 비아 구성 |
KR102477800B1 (ko) | 2019-09-30 | 2022-12-14 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 상이한 비아 계면 요건을 위한 상이한 비아 구성 |
US11532561B2 (en) | 2019-09-30 | 2022-12-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Different via configurations for different via interface requirements |
Also Published As
Publication number | Publication date |
---|---|
CN1933141A (zh) | 2007-03-21 |
US7446043B2 (en) | 2008-11-04 |
US20070059931A1 (en) | 2007-03-15 |
CN1933141B (zh) | 2011-08-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100642648B1 (ko) | 실리사이드막들을 갖는 콘택 구조체, 이를 채택하는반도체소자, 및 이를 제조하는 방법들 | |
JP3371708B2 (ja) | 縦型電界効果トランジスタの製造方法 | |
KR100653536B1 (ko) | 반도체 소자의 핀 전계효과 트랜지스터 제조방법 | |
KR20090012793A (ko) | 일함수가 조절된 게이트전극을 구비한 트랜지스터 및 그를구비하는 메모리소자 | |
KR20040051931A (ko) | 리세스된 게이트 전극을 갖는 모스 트랜지스터 및 그제조방법 | |
JPS6055665A (ja) | 半導体装置の製造方法 | |
KR102490091B1 (ko) | 반도체 소자 | |
JP2007005575A (ja) | 半導体装置およびその製造方法 | |
JP4424887B2 (ja) | 半導体素子の製造方法 | |
KR100790261B1 (ko) | 디모스 소자 제조 방법 | |
KR101674179B1 (ko) | 전계 효과 트랜지스터를 포함하는 반도체 소자 및 그 형성 방법 | |
KR100788367B1 (ko) | 이디모스 트랜지스터를 갖는 반도체 소자 및 그 형성 방법 | |
KR20070117143A (ko) | 모스 전계효과 트랜지스터 및 그 제조 방법 | |
KR19990065891A (ko) | 통합 반도체 소자의 제조방법 | |
US20060141712A1 (en) | Method for manufacturing PMOSFET | |
US20030111708A1 (en) | Semiconductor devices and methods of fabricating the same | |
US6995434B2 (en) | Semiconductor device and method of fabricating the same | |
US7425478B2 (en) | Semiconductor device and method of fabricating the same | |
KR20080006268A (ko) | 터널링 전계 효과 트랜지스터의 제조 방법 | |
KR20010064434A (ko) | 트렌치형 게이트전극 구조의 트랜지스터 및 그 제조방법 | |
KR100670749B1 (ko) | 새들형 트랜지스터 제조 방법 | |
JP2004207351A (ja) | 半導体装置及びその製造方法 | |
KR20080105621A (ko) | 반도체 장치 및 그 제조 방법 | |
KR20010059530A (ko) | 반도체소자의 트랜지스터 형성방법 | |
US20050142719A1 (en) | Method of fabricating MOS transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20120925 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20130930 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20141001 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20151001 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20160930 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20180927 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20190930 Year of fee payment: 14 |