KR100516428B1 - 데이터 압축에 대한 메모리 테스터 - Google Patents

데이터 압축에 대한 메모리 테스터 Download PDF

Info

Publication number
KR100516428B1
KR100516428B1 KR10-1999-7004393A KR19997004393A KR100516428B1 KR 100516428 B1 KR100516428 B1 KR 100516428B1 KR 19997004393 A KR19997004393 A KR 19997004393A KR 100516428 B1 KR100516428 B1 KR 100516428B1
Authority
KR
South Korea
Prior art keywords
data
test
memory
display
workstation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR10-1999-7004393A
Other languages
English (en)
Korean (ko)
Other versions
KR20000053363A (ko
Inventor
브라운벤자민제이.
가게로버트비.
도널드슨존에프.
조프알렉산더
Original Assignee
테라다인 인코퍼레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 테라다인 인코퍼레이티드 filed Critical 테라다인 인코퍼레이티드
Publication of KR20000053363A publication Critical patent/KR20000053363A/ko
Application granted granted Critical
Publication of KR100516428B1 publication Critical patent/KR100516428B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
    • G01R31/31935—Storing data, e.g. failure memory
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31912—Tester/user interface
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/44—Indication or identification of errors, e.g. for repair

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Tests Of Electronic Circuits (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
KR10-1999-7004393A 1996-11-19 1997-11-18 데이터 압축에 대한 메모리 테스터 Expired - Fee Related KR100516428B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/752,414 1996-11-19
US08/752,414 US6360340B1 (en) 1996-11-19 1996-11-19 Memory tester with data compression
US8/752,414 1996-11-19

Publications (2)

Publication Number Publication Date
KR20000053363A KR20000053363A (ko) 2000-08-25
KR100516428B1 true KR100516428B1 (ko) 2005-09-22

Family

ID=25026221

Family Applications (1)

Application Number Title Priority Date Filing Date
KR10-1999-7004393A Expired - Fee Related KR100516428B1 (ko) 1996-11-19 1997-11-18 데이터 압축에 대한 메모리 테스터

Country Status (6)

Country Link
US (1) US6360340B1 (enExample)
EP (1) EP1016089B1 (enExample)
JP (1) JP2001504626A (enExample)
KR (1) KR100516428B1 (enExample)
DE (1) DE69712113T2 (enExample)
WO (1) WO1998022951A1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100723464B1 (ko) * 2000-11-29 2007-06-04 삼성전자주식회사 프레임비트를 이용하여 테스트모드의 경우의 수를확장하는 테스트모드 설정회로

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW473728B (en) * 1999-07-22 2002-01-21 Koninkl Philips Electronics Nv A method for testing a memory array and a memory-based device so testable with a fault response signalizing mode for when finding predetermined correspondence between fault patterns signalizing one such fault pattern only in the form of a compressed resp
US6629282B1 (en) * 1999-11-05 2003-09-30 Advantest Corp. Module based flexible semiconductor test system
US6718487B1 (en) * 2000-06-27 2004-04-06 Infineon Technologies North America Corp. Method for high speed testing with low speed semiconductor test equipment
US6577156B2 (en) * 2000-12-05 2003-06-10 International Business Machines Corporation Method and apparatus for initializing an integrated circuit using compressed data from a remote fusebox
US6834364B2 (en) * 2001-04-19 2004-12-21 Agilent Technologies, Inc. Algorithmically programmable memory tester with breakpoint trigger, error jamming and 'scope mode that memorizes target sequences
CA2348799A1 (fr) * 2001-05-22 2002-11-22 Marcel Blais Appareil d'essai de composants electroniques
KR100459698B1 (ko) * 2002-02-08 2004-12-04 삼성전자주식회사 병렬검사되는 개수를 증가시키는 반도체 소자의 전기적검사방법
US7139943B2 (en) * 2002-03-29 2006-11-21 Infineon Technologies Ag Method and apparatus for providing adjustable latency for test mode compression
CA2503342A1 (en) * 2002-10-21 2004-05-06 Zeroplus Technology Co., Ltd. Logic analyzer data processing method
US7392434B2 (en) * 2002-10-21 2008-06-24 Zeroplus Technology Co., Ltd. Logic analyzer data processing method
EP1416641A1 (en) * 2002-10-30 2004-05-06 STMicroelectronics S.r.l. Method for compressing high repetitivity data, in particular data used in memory device testing
US7493534B2 (en) * 2003-08-29 2009-02-17 Hewlett-Packard Development Company, L.P. Memory error ranking
US7472330B2 (en) * 2003-11-26 2008-12-30 Samsung Electronics Co., Ltd. Magnetic memory which compares compressed fault maps
US7484065B2 (en) 2004-04-20 2009-01-27 Hewlett-Packard Development Company, L.P. Selective memory allocation
US20060236185A1 (en) * 2005-04-04 2006-10-19 Ronald Baker Multiple function results using single pattern and method
KR100747370B1 (ko) 2005-04-21 2007-08-07 제로플러스 테크날러지 코포레이션 엘티디 논리분석기 데이터 처리 방법
US20070266283A1 (en) * 2006-05-01 2007-11-15 Nec Laboratories America, Inc. Method and Apparatus for Testing an Integrated Circuit
US7596729B2 (en) * 2006-06-30 2009-09-29 Micron Technology, Inc. Memory device testing system and method using compressed fail data
US8059547B2 (en) * 2008-12-08 2011-11-15 Advantest Corporation Test apparatus and test method
US8743702B2 (en) * 2008-12-08 2014-06-03 Advantest Corporation Test apparatus and test method
KR20150008707A (ko) 2013-07-15 2015-01-23 삼성전자주식회사 독출 데이터를 마스킹하는 메모리 장치 및 이의 테스트 방법
JP6715198B2 (ja) 2017-02-20 2020-07-01 キオクシア株式会社 メモリ検査装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4876685A (en) * 1987-06-08 1989-10-24 Teradyne, Inc. Failure information processing in automatic memory tester
US5317573A (en) * 1989-08-30 1994-05-31 International Business Machines Corporation Apparatus and method for real time data error capture and compression redundancy analysis

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59180898A (ja) * 1983-03-31 1984-10-15 Hitachi Ltd 不良ビット救済方法
DE3482901D1 (de) * 1983-05-11 1990-09-13 Hitachi Ltd Pruefgeraet fuer redundanzspeicher.
US5173906A (en) 1990-08-31 1992-12-22 Dreibelbis Jeffrey H Built-in self test for integrated circuits
US5617531A (en) * 1993-11-02 1997-04-01 Motorola, Inc. Data Processor having a built-in internal self test controller for testing a plurality of memories internal to the data processor
CA2180240A1 (en) * 1994-01-14 1995-07-20 Charles K. Chui Boundary-spline-wavelet compression for video images
JP3552175B2 (ja) * 1995-05-17 2004-08-11 株式会社アドバンテスト フェイルメモリ装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4876685A (en) * 1987-06-08 1989-10-24 Teradyne, Inc. Failure information processing in automatic memory tester
US5317573A (en) * 1989-08-30 1994-05-31 International Business Machines Corporation Apparatus and method for real time data error capture and compression redundancy analysis

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100723464B1 (ko) * 2000-11-29 2007-06-04 삼성전자주식회사 프레임비트를 이용하여 테스트모드의 경우의 수를확장하는 테스트모드 설정회로

Also Published As

Publication number Publication date
EP1016089B1 (en) 2002-04-17
US6360340B1 (en) 2002-03-19
DE69712113D1 (de) 2002-05-23
JP2001504626A (ja) 2001-04-03
WO1998022951A1 (en) 1998-05-28
KR20000053363A (ko) 2000-08-25
EP1016089A1 (en) 2000-07-05
DE69712113T2 (de) 2002-11-21

Similar Documents

Publication Publication Date Title
KR100516428B1 (ko) 데이터 압축에 대한 메모리 테스터
US4628509A (en) Testing apparatus for redundant memory
US7370251B2 (en) Method and circuit for collecting memory failure information
JP3879087B2 (ja) 冗長解析を用いる半導体メモリ・テスタ
CN1174426C (zh) 半导体存储器芯片
US6122761A (en) IC chip tester using compressed digital test data and a method for testing IC chip using the tester
US5475815A (en) Built-in-self-test scheme for testing multiple memory elements
JP4758005B2 (ja) 自動テスト機器の故障捕捉装置および方法
US4441074A (en) Apparatus for signature and/or direct analysis of digital signals used in testing digital electronic circuits
JPH1116393A (ja) テスト回路
US6711705B1 (en) Method of analyzing a relief of failure cell in a memory and memory testing apparatus having a failure relief analyzer using the method
US7038956B2 (en) Apparatus and method for reading out defect information items from an integrated chip
US6543015B1 (en) Efficient data compression circuit for memory testing
US7055075B2 (en) Apparatus for random access memory array self-test
JPH06201801A (ja) Ｂｉｓｔ回路に用いるための改良されたデータ分析器および分析方法
US6158028A (en) Semiconductor integrated circuit
US20090094494A1 (en) Semiconductor integrated circuit and method of testing same
US7054788B2 (en) Memory defect remedy analyzing method and memory test instrument
US20080077834A1 (en) Deterministic Diagnostic Information Capture from Memory Devices with Built-in Self Test
JPH08116274A (ja) データ圧縮伸長システムおよびディスクアレイ装置
JP4704131B2 (ja) 試験装置、及び試験方法
JPH01311500A (ja) フェイルビット解析方式
EP1085524A1 (en) Structure and method with which to generate data background patterns for testing random-access-memories
JPH1186593A (ja) 集積回路試験装置
JP4952160B2 (ja) 半導体試験装置

Legal Events

Date Code Title Description
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

FPAY Annual fee payment

Payment date: 20100830

Year of fee payment: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20110915

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20110915