KR100501878B1 - 반도체패키지 - Google Patents
반도체패키지 Download PDFInfo
- Publication number
- KR100501878B1 KR100501878B1 KR10-2000-0032215A KR20000032215A KR100501878B1 KR 100501878 B1 KR100501878 B1 KR 100501878B1 KR 20000032215 A KR20000032215 A KR 20000032215A KR 100501878 B1 KR100501878 B1 KR 100501878B1
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor chip
- semiconductor
- semiconductor package
- leads
- input
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
Claims (13)
- 대략 평면인 제1면과 제2면을 가지고, 상기 제2면에는 다수의 입출력패드가 형성된 제1반도체칩과;대략 평면인 제1면과 제2면을 가지고, 상기 제1면 또는 제2면중 어느 한면에 다수의 입출력패드가 형성된 채 상기 제1반도체칩의 제2면에 접착수단으로 접착된 제2반도체칩과;제1면과 제2면을 가지고, 상기 제1반도체칩의 제2면에 접착수단으로 접착된 동시에 상기 제2반도체칩의 외주연에 배열된 다수의 리드와;상기 제1반도체칩 및 제2반도체칩의 입출력패드와 리드를 전기적으로 접속하는 다수의 전기적 접속수단과;상기 제1반도체칩, 제2반도체칩, 리드 및 전기적 접속수단을 봉지재로 봉지하여 형성된 몸체를 포함하여 이루어진 것을 특징으로 하는 반도체패키지.
- 제1항에 있어서, 상기 제2반도체칩의 제2면에는 대략 제1면과 제2면을 갖는 제3반도체칩이 접착수단으로 더 접착되고, 상기 제3반도체칩의 제2면에는 다수의 입출력패드가 형성되어 있으며, 상기 제3반도체칩의 입출력패드는 리드의 제2면에 전기적 접속수단으로 접속된 것을 특징으로 하는 반도체패키지.
- 제1항 또는 제2항중 어느 한 항에 있어서, 상기 제2반도체칩은 제1면에 다수의 입출력패드가 형성되어 있고, 상기 제2반도체칩의 입출력패드는 상기 제1반도체칩의 입출력패드와 도전성범프에 의해 상호 접속된 것을 특징으로 하는 반도체패키지.
- 제1항 또는 제2항중 어느 한 항에 있어서, 상기 제1반도체칩은 제1면이 몸체 외측으로 노출된 것을 특징으로 하는 반도체패키지.
- 제1항 또는 제2항중 어느 한 항에 있어서, 상기 각 리드는 몸체 외측으로 노출된 적어도 하나 이상의 랜드가 더 형성된 것을 특징으로 하는 반도체패키지.
- 제1항 또는 제2항중 어느 한 항에 있어서, 상기 각 리드는 몸체 외측으로 노출된 적어도 하나 이상의 랜드가 더 형성되어 있고, 상기 랜드를 포함하는 리드의 두께는 나머지 부분의 리드 두께보다 두꺼운 것을 특징으로 하는 반도체패키지.
- 제1항 또는 제2항중 어느 한 항에 있어서, 상기 각 리드는 몸체 외측으로 노출된 적어도 하나 이상의 랜드가 더 형성되고, 상기 랜드는 상기 리드의 제1면과 제2면에 대략 수직방향으로 돌출되어 몸체 외측으로 노출된 것을 특징으로 하는 반도체패키지.
- 제1항 또는 제2항중 어느 한 항에 있어서, 상기 각 리드는 몸체 외측으로 노출된 적어도 하나 이상의 랜드가 더 형성되고, 상기 랜드는 상기 리드의 제2면에 대략 수직방향으로 돌출되어 몸체 외측으로 노출된 것을 특징으로 하는 반도체패키지.
- 제1항 또는 제2항중 어느 한 항에 있어서, 상기 각 리드는 몸체 외측으로 노출된 적어도 하나 이상의 랜드가 더 형성되고, 상기 랜드에는 도전성볼이 더 융착된 것을 특징으로 하는 반도체패키지.
- 제1항 또는 제2항중 어느 한 항에 있어서, 상기 각 리드는 몸체 외측으로 노출된 적어도 하나 이상의 랜드가 더 형성되고, 상기 랜드에는 금/니켈(Au/Ni) 도금층이 더 형성된 것을 특징으로 하는 반도체패키지.
- 제1항 또는 제2항중 어느 한 항에 있어서, 상기 각 리드는 몸체 외측으로 노출된 적어도 하나 이상의 랜드가 더 형성되고, 상기 반도체패키지는 상기 랜드에 도전성볼이 개재된 채 다수가 적층되어 있되, 어느 한 반도체패키지의 도전성볼은 그 하부에 위치된 다른 반도체패키지의 랜드에 접속되어 적층된 것을 특징으로 하는 반도체패키지.
- 제8항에 있어서, 상기 반도체패키지는 랜드에 도금층이 개재된 채 다수가 적층되어 있되, 어느 한 반도체패키지의 도금층은 그 하부에 위치된 다른 반도체패키지의 도금층에 접속되어 적층된 것을 특징으로 하는 반도체패키지.
- 제1항 또는 제2항중 어느 한 항에 있어서, 상기 전기적 접속수단은 도전성와이어인 것을 특징으로 하는 반도체패키지.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2000-0032215A KR100501878B1 (ko) | 2000-06-12 | 2000-06-12 | 반도체패키지 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2000-0032215A KR100501878B1 (ko) | 2000-06-12 | 2000-06-12 | 반도체패키지 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20010111660A KR20010111660A (ko) | 2001-12-20 |
KR100501878B1 true KR100501878B1 (ko) | 2005-07-18 |
Family
ID=43671667
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR10-2000-0032215A KR100501878B1 (ko) | 2000-06-12 | 2000-06-12 | 반도체패키지 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100501878B1 (ko) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19990079658A (ko) * | 1998-04-08 | 1999-11-05 | 마이클 디. 오브라이언 | 반도체패키지 |
KR20000034120A (ko) * | 1998-11-27 | 2000-06-15 | 윤종용 | Loc형 멀티 칩 패키지와 그 제조 방법 |
KR20000052095A (ko) * | 1999-01-28 | 2000-08-16 | 로버트 에이치. 씨. 챠오 | 마주 보는 멀티-칩 패키지 |
KR20010028435A (ko) * | 1999-09-21 | 2001-04-06 | 김영환 | 칩 적층형 패키지 |
KR20010056620A (ko) * | 1999-12-16 | 2001-07-04 | 프랑크 제이. 마르쿠치 | 반도체패키지 및 그 제조 방법 |
-
2000
- 2000-06-12 KR KR10-2000-0032215A patent/KR100501878B1/ko active IP Right Grant
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19990079658A (ko) * | 1998-04-08 | 1999-11-05 | 마이클 디. 오브라이언 | 반도체패키지 |
KR20000034120A (ko) * | 1998-11-27 | 2000-06-15 | 윤종용 | Loc형 멀티 칩 패키지와 그 제조 방법 |
KR20000052095A (ko) * | 1999-01-28 | 2000-08-16 | 로버트 에이치. 씨. 챠오 | 마주 보는 멀티-칩 패키지 |
KR20010028435A (ko) * | 1999-09-21 | 2001-04-06 | 김영환 | 칩 적층형 패키지 |
KR20010056620A (ko) * | 1999-12-16 | 2001-07-04 | 프랑크 제이. 마르쿠치 | 반도체패키지 및 그 제조 방법 |
Also Published As
Publication number | Publication date |
---|---|
KR20010111660A (ko) | 2001-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2001077301A (ja) | 半導体パッケージ及びその製造方法 | |
KR20010090379A (ko) | 반도체패키지 | |
JP2003124433A (ja) | マルチチップパッケージ | |
EP3147942B1 (en) | Semiconductor package, semiconductor device using the same and manufacturing method thereof | |
KR20020061812A (ko) | 볼 그리드 어레이형 멀티 칩 패키지와 적층 패키지 | |
US20040070948A1 (en) | Cavity-down ball grid array semiconductor package with heat spreader | |
KR100673379B1 (ko) | 적층 패키지와 그 제조 방법 | |
JP3450477B2 (ja) | 半導体装置及びその製造方法 | |
KR100549311B1 (ko) | 반도체패키지 | |
KR20120126365A (ko) | 유닛 패키지 및 이를 갖는 스택 패키지 | |
KR100501878B1 (ko) | 반도체패키지 | |
KR100542672B1 (ko) | 반도체패키지 | |
KR100549299B1 (ko) | 반도체패키지 및 그 제조 방법 | |
KR100610916B1 (ko) | 반도체패키지 | |
JP3418759B2 (ja) | 半導体パッケージ | |
KR100610917B1 (ko) | 반도체칩과 섭스트레이트 사이의 와이어 본딩 구조 및이를 이용한 반도체패키지, 그리고 그 반도체패키지의제조 방법 | |
KR100533762B1 (ko) | 반도체패키지 | |
KR100218633B1 (ko) | 캐리어 프레임이 장착된 볼 그리드 어레이 반도체 패키지 | |
KR100401019B1 (ko) | 반도체패키지 및 그 제조방법 | |
KR100708041B1 (ko) | 반도체패키지 및 그 제조 방법 | |
KR100399724B1 (ko) | 반도체패키지 | |
KR100542673B1 (ko) | 반도체패키지 | |
KR20170029056A (ko) | 반도체 패키지 및 그 제조방법 | |
KR100381839B1 (ko) | 반도체패키지 | |
KR100381838B1 (ko) | 반도체패키지 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130705 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20140704 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20150706 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20160705 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20170704 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20190703 Year of fee payment: 15 |