KR100423620B1 - 입력 클럭에 대하여 일정한 위상차를 갖는 클럭을출력하는 pll 회로 - Google Patents
입력 클럭에 대하여 일정한 위상차를 갖는 클럭을출력하는 pll 회로 Download PDFInfo
- Publication number
- KR100423620B1 KR100423620B1 KR10-2001-0048241A KR20010048241A KR100423620B1 KR 100423620 B1 KR100423620 B1 KR 100423620B1 KR 20010048241 A KR20010048241 A KR 20010048241A KR 100423620 B1 KR100423620 B1 KR 100423620B1
- Authority
- KR
- South Korea
- Prior art keywords
- circuit
- clock
- input
- output
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S331/00—Oscillators
- Y10S331/02—Phase locked loop having lock indicating or detecting means
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims (2)
- PLL 회로로서,입력 클럭과 귀환 클럭의 위상차를 검출하는 제 1 위상 비교기와,상기 입력 클럭의 반전 클럭과 상기 귀환 클럭의 위상차를 검출하는 제 2 위상 비교기와,상기 제 1 위상 비교기의 정출력을 정입력 단자에, 상기 제 2 위상 비교기의 부출력을 부입력 단자에 각각 입력하는 차지 펌프와,상기 차지 펌프의 출력에 의한 제어 하에서 출력 클럭을 발진하는 전압 제어 발진기를 구비하되,PLL 회로로서의 기능에 의해 생성되는 귀환 클럭의 위상은 입력 클럭으로부터 90° 지연되는PLL 회로.
- PLL 회로로서,입력 클럭과 귀환 클럭의 반전 클럭의 위상차를 검출하는 제 1 위상 비교기와,상기 입력 클럭과 상기 귀환 클럭의 위상차를 검출하는 제 2 위상 비교기와,상기 제 1 위상 비교기의 정출력을 정입력 단자에, 상기 제 2 위상 비교기의 부출력을 부입력 단자에 각각 입력하는 차지 펌프와,상기 차지 펌프의 출력에 의한 제어 하에서 출력 클럭을 발진하는 전압 제어 발진기를 구비하되,PLL 회로로서의 기능에 의해 생성되는 귀환 클럭의 위상은 입력 클럭으로부터 90° 앞서는PLL 회로.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JPJP-P-2000-00353383 | 2000-11-20 | ||
JP2000353383A JP2002158582A (ja) | 2000-11-20 | 2000-11-20 | Pll回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20020039225A KR20020039225A (ko) | 2002-05-25 |
KR100423620B1 true KR100423620B1 (ko) | 2004-03-22 |
Family
ID=18826158
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR10-2001-0048241A Expired - Fee Related KR100423620B1 (ko) | 2000-11-20 | 2001-08-10 | 입력 클럭에 대하여 일정한 위상차를 갖는 클럭을출력하는 pll 회로 |
Country Status (6)
Country | Link |
---|---|
US (1) | US6636090B2 (ko) |
JP (1) | JP2002158582A (ko) |
KR (1) | KR100423620B1 (ko) |
CN (1) | CN1172443C (ko) |
DE (1) | DE10134016B4 (ko) |
TW (1) | TW525346B (ko) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7842727B2 (en) | 2001-03-27 | 2010-11-30 | Errant Gene Therapeutics, Llc | Histone deacetylase inhibitors |
JP4236998B2 (ja) * | 2003-02-19 | 2009-03-11 | 株式会社神戸製鋼所 | 発振器 |
EP1511715A4 (en) * | 2002-05-22 | 2006-05-31 | Errant Gene Therapeutics Llc | HISTONE DEACETYLASE INHIBITORS BASED ON TRIHALOMETHYLCARBONYL COMPOUNDS |
US7119583B2 (en) * | 2004-03-31 | 2006-10-10 | Micron Technology, Inc. | Phase detector and method having hysteresis characteristics |
JP4549958B2 (ja) * | 2005-02-09 | 2010-09-22 | パナソニック株式会社 | 遅延ロックドループ回路 |
US7423456B2 (en) * | 2006-12-01 | 2008-09-09 | Micron Technology, Inc. | Fast response time, low power phase detector circuits, devices and systems incorporating the same, and associated methods |
JP4849414B2 (ja) * | 2007-05-30 | 2012-01-11 | 三菱電機株式会社 | 位相比較回路 |
KR100911866B1 (ko) * | 2008-04-14 | 2009-08-11 | 주식회사 하이닉스반도체 | 내부전압 생성회로를 포함하는 반도체 메모리장치 |
JP5234979B2 (ja) * | 2009-03-23 | 2013-07-10 | 日置電機株式会社 | 位相同期回路 |
US20110037523A1 (en) * | 2009-08-11 | 2011-02-17 | Texas Instruments Incorporated | Charge pump linearization for delta-sigma fractional-n phase locked loops |
CN101888181B (zh) * | 2010-08-02 | 2012-09-05 | 中国电子科技集团公司第二十四研究所 | 基于反馈的电荷泵电路 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5341405A (en) * | 1991-06-11 | 1994-08-23 | Digital Equipment Corporation | Data recovery apparatus and methods |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5835428B2 (ja) | 1978-12-27 | 1983-08-02 | 日本電気株式会社 | 搬送波再生回路 |
WO1995034127A1 (en) * | 1994-06-03 | 1995-12-14 | Sierra Semiconductor Corporation | A three-state phase-detector/charge pump circuit with no dead-band region |
US5953386A (en) * | 1996-06-20 | 1999-09-14 | Lsi Logic Corporation | High speed clock recovery circuit using complimentary dividers |
JPH10242852A (ja) | 1997-02-25 | 1998-09-11 | Victor Co Of Japan Ltd | クロック生成用pll回路 |
KR100215889B1 (ko) | 1997-05-06 | 1999-08-16 | 구본준 | 클럭 동기 회로 |
GB2335322B (en) * | 1998-03-13 | 2002-04-24 | Ericsson Telefon Ab L M | Phase detector |
JP2000036729A (ja) | 1998-05-14 | 2000-02-02 | Mitsubishi Electric Corp | 90°位相シフタ |
US6259278B1 (en) * | 1999-06-14 | 2001-07-10 | Realtek Semiconductor Corp. | Phase detector |
-
2000
- 2000-11-20 JP JP2000353383A patent/JP2002158582A/ja active Pending
-
2001
- 2001-05-08 TW TW090110913A patent/TW525346B/zh not_active IP Right Cessation
- 2001-05-08 US US09/850,095 patent/US6636090B2/en not_active Expired - Fee Related
- 2001-07-12 DE DE10134016A patent/DE10134016B4/de not_active Expired - Fee Related
- 2001-08-10 KR KR10-2001-0048241A patent/KR100423620B1/ko not_active Expired - Fee Related
- 2001-08-13 CN CNB011255595A patent/CN1172443C/zh not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5341405A (en) * | 1991-06-11 | 1994-08-23 | Digital Equipment Corporation | Data recovery apparatus and methods |
Also Published As
Publication number | Publication date |
---|---|
CN1354562A (zh) | 2002-06-19 |
JP2002158582A (ja) | 2002-05-31 |
US6636090B2 (en) | 2003-10-21 |
CN1172443C (zh) | 2004-10-20 |
DE10134016B4 (de) | 2004-01-15 |
KR20020039225A (ko) | 2002-05-25 |
DE10134016A1 (de) | 2002-05-29 |
US20020060591A1 (en) | 2002-05-23 |
TW525346B (en) | 2003-03-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7974375B2 (en) | Linear phase detector and clock/data recovery circuit thereof | |
EP1639709B1 (en) | Start up circuit for delay locked loop | |
KR100640568B1 (ko) | 마스터-슬레이브 구조를 갖는 지연동기루프 회로 | |
US7719329B1 (en) | Phase-locked loop fast lock circuit and method | |
US7994832B2 (en) | Aperture generating circuit for a multiplying delay-locked loop | |
US7782103B2 (en) | Phase adjustment circuit | |
US6873669B2 (en) | Clock signal reproduction device | |
US20080001642A1 (en) | Delay-locked loop apparatus adjusting internal clock signal in synchronization with external clock signal | |
US6940937B2 (en) | Scalable high-speed precision frequency and phase synthesis | |
US6066988A (en) | Phase locked loop circuit with high stability having a reset signal generating circuit | |
KR100423620B1 (ko) | 입력 클럭에 대하여 일정한 위상차를 갖는 클럭을출력하는 pll 회로 | |
KR19990077940A (ko) | 위상검출기 | |
WO2021036274A1 (zh) | 一种基于多级同步的零延时锁相环频率综合器 | |
JP4079733B2 (ja) | 位相同期ループ回路 | |
KR100434501B1 (ko) | 듀티 정정을 기반으로 하는 주파수 체배기 | |
KR100293256B1 (ko) | 빠른 클럭 동기 시간과 작은 지터 특성을 갖는 혼합 모드 클럭동기 회로 | |
KR100531457B1 (ko) | 다 위상 클럭신호 발생을 위한 발진기가 배제된 지연 동기루프 | |
US7855584B2 (en) | Low lock time delay locked loops using time cycle suppressor | |
US7113014B1 (en) | Pulse width modulator | |
KR20020042161A (ko) | 피엘엘(pll) 회로의 록 검출 회로 | |
KR0145006B1 (ko) | 위상차 검출기 | |
KR20000022898A (ko) | Pll회로 | |
KR200188170Y1 (ko) | 클럭 발생기 | |
JPH07123292A (ja) | 位相同期回路 | |
JPH0746122A (ja) | Pll方式 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 20010810 |
|
PA0201 | Request for examination | ||
PG1501 | Laying open of application | ||
E902 | Notification of reason for refusal | ||
PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 20030529 Patent event code: PE09021S01D |
|
E701 | Decision to grant or registration of patent right | ||
PE0701 | Decision of registration |
Patent event code: PE07011S01D Comment text: Decision to Grant Registration Patent event date: 20031229 |
|
GRNT | Written decision to grant | ||
PR0701 | Registration of establishment |
Comment text: Registration of Establishment Patent event date: 20040308 Patent event code: PR07011E01D |
|
PR1002 | Payment of registration fee |
Payment date: 20040309 End annual number: 3 Start annual number: 1 |
|
PG1601 | Publication of registration | ||
PR1001 | Payment of annual fee |
Payment date: 20070223 Start annual number: 4 End annual number: 4 |
|
FPAY | Annual fee payment |
Payment date: 20080225 Year of fee payment: 5 |
|
PR1001 | Payment of annual fee |
Payment date: 20080225 Start annual number: 5 End annual number: 5 |
|
LAPS | Lapse due to unpaid annual fee | ||
PC1903 | Unpaid annual fee |