KR100408721B1 - 반도체 소자의 콘택 제조 방법 - Google Patents
반도체 소자의 콘택 제조 방법 Download PDFInfo
- Publication number
- KR100408721B1 KR100408721B1 KR10-2001-0074619A KR20010074619A KR100408721B1 KR 100408721 B1 KR100408721 B1 KR 100408721B1 KR 20010074619 A KR20010074619 A KR 20010074619A KR 100408721 B1 KR100408721 B1 KR 100408721B1
- Authority
- KR
- South Korea
- Prior art keywords
- film
- forming
- cosi
- region
- contact
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 56
- 239000004065 semiconductor Substances 0.000 title claims abstract description 32
- 238000004519 manufacturing process Methods 0.000 title abstract description 11
- 229910019001 CoSi Inorganic materials 0.000 claims abstract description 70
- 238000005530 etching Methods 0.000 claims abstract description 20
- 239000010410 layer Substances 0.000 claims description 56
- 150000004767 nitrides Chemical class 0.000 claims description 31
- 238000002955 isolation Methods 0.000 claims description 24
- 239000000758 substrate Substances 0.000 claims description 24
- 150000002500 ions Chemical class 0.000 claims description 23
- 239000011229 interlayer Substances 0.000 claims description 20
- 238000005468 ion implantation Methods 0.000 claims description 10
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 9
- 238000000206 photolithography Methods 0.000 claims description 5
- 238000004518 low pressure chemical vapour deposition Methods 0.000 claims description 4
- 230000005669 field effect Effects 0.000 claims description 3
- 238000000151 deposition Methods 0.000 claims description 2
- 230000008021 deposition Effects 0.000 claims description 2
- 239000013078 crystal Substances 0.000 abstract description 11
- 230000003647 oxidation Effects 0.000 abstract description 11
- 238000007254 oxidation reaction Methods 0.000 abstract description 11
- 230000002159 abnormal effect Effects 0.000 abstract description 9
- 239000000463 material Substances 0.000 abstract description 7
- 239000010941 cobalt Substances 0.000 abstract description 4
- 229910017052 cobalt Inorganic materials 0.000 abstract description 4
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 abstract description 4
- 230000001052 transient effect Effects 0.000 abstract description 3
- 239000010408 film Substances 0.000 description 132
- 239000010936 titanium Substances 0.000 description 21
- 229920002120 photoresistant polymer Polymers 0.000 description 20
- 238000010438 heat treatment Methods 0.000 description 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 9
- 229910052710 silicon Inorganic materials 0.000 description 9
- 239000010703 silicon Substances 0.000 description 9
- 239000012299 nitrogen atmosphere Substances 0.000 description 4
- 230000007547 defect Effects 0.000 description 3
- 125000006850 spacer group Chemical group 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 238000002441 X-ray diffraction Methods 0.000 description 2
- 238000004458 analytical method Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 238000007517 polishing process Methods 0.000 description 2
- 238000001004 secondary ion mass spectrometry Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
- H01L29/4975—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2 being a silicide layer, e.g. TiSi2
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims (6)
- PMOS영역 및 NMOS영역으로 구성되는 반도체기판의 소자분리영역에 트랜치를 이용하여 소자분리절연막을 형성하는 공정과,상기 반도체기판에 게이트전극 및 소오스/드레인영역으로 구성되는 모스전계효과 트랜지스터를 형성하는 공정과,전체표면 상부에 Co막을 소정 두께 형성하는 공정과,상기 구조를 제1RTP하여 상기 게이트전극 및 소오스/드레인영역의 표면에 CoSi막을 형성하는 공정과,상기 CoSi막으로 형성되지 않은 Co막을 제거하는 공정과,상기 구조를 제2RTP하여 상기 CoSi막을 CoSi2막으로 형성하는 공정과,전체표면 상부에 버퍼층과 질화막을 순차적으로 형성하는 공정과,상기 질화막 상부에 평탄화된 층간절연막을 형성하는 공정과,보더리스 콘택 마스크를 이용한 사진식각공정으로 상기 층간절연막, 질화막 및 버퍼층을 식각하여 보더리스 콘택홀을 형성하는 공정과,상기 보더리스 콘택홀을 매립하는 보더리스 콘택플러그를 형성하는 공정을 포함하는 반도체 소자의 콘택 형성방법.
- 제 1 항에 있어서,상기 NMOS영역의 소오스/드레인영역은 40 ∼ 50keV의 이온주입에너지로 1E15 ∼ 1E16/㎠의 도즈량의 As 이온을 이온주입하여 형성되는 것을 특징으로 하는 반도체 소자의 콘택 형성방법.
- 제 1 항에 있어서,상기 버퍼층은 HLD(high temperature low deposition)막으로 형성되는 것을 특징으로 하는 반도체 소자의 콘택 형성방법.
- 제 1 항에 있어서,상기 버퍼층과 질화막은 LPCVD방법으로 형성되는 것을 특징으로 하는 반도체 소자의 콘택 형성방법.
- 제 1 항에 있어서,상기 CoSi2막은 우선방위가 (111)인 것을 특징으로 하는 반도체 소자의 콘택 형성방법.
- PMOS영역 및 NMOS영역으로 구성되는 반도체기판의 소자분리영역에 트랜치를 이용하여 소자분리절연막을 형성하는 공정과,상기 반도체기판에 게이트전극 및 소오스/드레인영역으로 구성되는 모스전계효과 트랜지스터를 형성하는 공정과,전체표면 상부에 Co/TiN막을 소정 두께 형성하는 공정과,상기 구조를 제1RTP하여 상기 게이트전극 및 소오스/드레인영역의 표면에 CoSi막을 형성하는 공정과,상기 CoSi막으로 형성되지 않은 Co/TiN막을 제거하는 공정과,상기 구조를 제2RTP하여 상기 CoSi막을 CoSi2막으로 형성하는 공정과,전체표면 상부에 버퍼층과 질화막을 순차적으로 형성하는 공정과,상기 질화막 상부에 평탄화된 층간절연막을 형성하는 공정과,보더리스 콘택 마스크를 이용한 사진식각공정으로 상기 층간절연막, 질화막 및 버퍼층을 식각하여 보더리스 콘택홀을 형성하는 공정과,상기 보더리스 콘택홀을 매립하는 보더리스 콘택플러그를 형성하는 공정을 포함하는 반도체 소자의 콘택 형성방법.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2001-0074619A KR100408721B1 (ko) | 2001-11-28 | 2001-11-28 | 반도체 소자의 콘택 제조 방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2001-0074619A KR100408721B1 (ko) | 2001-11-28 | 2001-11-28 | 반도체 소자의 콘택 제조 방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20030043442A KR20030043442A (ko) | 2003-06-02 |
KR100408721B1 true KR100408721B1 (ko) | 2003-12-11 |
Family
ID=29571842
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR10-2001-0074619A KR100408721B1 (ko) | 2001-11-28 | 2001-11-28 | 반도체 소자의 콘택 제조 방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100408721B1 (ko) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09251967A (ja) * | 1996-03-15 | 1997-09-22 | Fujitsu Ltd | 半導体装置の製造方法 |
KR20000040447A (ko) * | 1998-12-18 | 2000-07-05 | 김영환 | 반도체장치의 콘택 형성방법 |
KR20000066158A (ko) * | 1999-04-13 | 2000-11-15 | 황인길 | 반도체 소자의 게이트 전극 및 샐리사이드 콘택 형성 방법 |
KR20010006796A (ko) * | 1999-06-29 | 2001-01-26 | 사와무라 시코 | 반도체 장치 및 그의 제조방법 |
KR20010008581A (ko) * | 1999-07-02 | 2001-02-05 | 김영환 | 반도체장치의 콘택 형성 방법 |
-
2001
- 2001-11-28 KR KR10-2001-0074619A patent/KR100408721B1/ko active IP Right Grant
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09251967A (ja) * | 1996-03-15 | 1997-09-22 | Fujitsu Ltd | 半導体装置の製造方法 |
KR20000040447A (ko) * | 1998-12-18 | 2000-07-05 | 김영환 | 반도체장치의 콘택 형성방법 |
KR20000066158A (ko) * | 1999-04-13 | 2000-11-15 | 황인길 | 반도체 소자의 게이트 전극 및 샐리사이드 콘택 형성 방법 |
KR20010006796A (ko) * | 1999-06-29 | 2001-01-26 | 사와무라 시코 | 반도체 장치 및 그의 제조방법 |
KR20010008581A (ko) * | 1999-07-02 | 2001-02-05 | 김영환 | 반도체장치의 콘택 형성 방법 |
Also Published As
Publication number | Publication date |
---|---|
KR20030043442A (ko) | 2003-06-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6153485A (en) | Salicide formation on narrow poly lines by pulling back of spacer | |
US5989950A (en) | Reduced mask CMOS salicided process | |
US5933741A (en) | Method of making titanium silicide source/drains and tungsten silicide gate electrodes for field effect transistors | |
US5998849A (en) | Semiconductor device having highly-doped source/drain regions with interior edges in a dislocation-free state | |
KR19990062875A (ko) | 반도체 장치 및 그 제조방법 | |
KR20030000074A (ko) | 공유 콘택을 가지는 반도체 장치 및 그 제조 방법 | |
US5460998A (en) | Integrated P+ implant sequence in DPDM process for suppression of GIDL | |
US6784506B2 (en) | Silicide process using high K-dielectrics | |
KR100429886B1 (ko) | 균일한 실리사이드 접합을 갖는 집적 회로 반도체 소자 및그 제조방법 | |
US6333249B2 (en) | Method for fabricating a semiconductor device | |
US6261912B1 (en) | Method of fabricating a transistor | |
JPH08213610A (ja) | 電界効果型半導体装置及びその製造方法 | |
US5747852A (en) | LDD MOS transistor with improved uniformity and controllability of alignment | |
US6287911B1 (en) | Semiconductor device with silicide layers and fabrication method thereof | |
US6800901B2 (en) | Process for the selective formation of salicide on active areas of MOS devices | |
US6559496B2 (en) | Semiconductor device and manufacturing method of the same | |
KR100408721B1 (ko) | 반도체 소자의 콘택 제조 방법 | |
US5998286A (en) | Method to grow self-aligned silicon on a poly-gate, source and drain region | |
KR20040008631A (ko) | 반도체소자의 제조 방법 | |
US6107175A (en) | Method of fabricating self-aligned contact | |
JPH1012748A (ja) | 半導体装置の製造方法 | |
JP2001196327A (ja) | 半導体装置及びその製造方法 | |
KR100400319B1 (ko) | 반도체 소자의 콘택 제조방법 | |
JPH08250603A (ja) | 半導体装置及びその製造方法 | |
KR100255008B1 (ko) | 반도체장치의 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20121022 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20131017 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20141020 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20151019 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20161020 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20171020 Year of fee payment: 15 |
|
FPAY | Annual fee payment |
Payment date: 20181016 Year of fee payment: 16 |
|
FPAY | Annual fee payment |
Payment date: 20191016 Year of fee payment: 17 |