JPWO2024204492A5 - - Google Patents
Info
- Publication number
- JPWO2024204492A5 JPWO2024204492A5 JP2025511113A JP2025511113A JPWO2024204492A5 JP WO2024204492 A5 JPWO2024204492 A5 JP WO2024204492A5 JP 2025511113 A JP2025511113 A JP 2025511113A JP 2025511113 A JP2025511113 A JP 2025511113A JP WO2024204492 A5 JPWO2024204492 A5 JP WO2024204492A5
- Authority
- JP
- Japan
- Prior art keywords
- region
- semiconductor device
- surface layer
- body region
- conductivity type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2023056619 | 2023-03-30 | ||
| PCT/JP2024/012559 WO2024204492A1 (ja) | 2023-03-30 | 2024-03-28 | 半導体装置およびその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2024204492A1 JPWO2024204492A1 (https=) | 2024-10-03 |
| JPWO2024204492A5 true JPWO2024204492A5 (https=) | 2026-01-07 |
Family
ID=92905813
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2025511113A Pending JPWO2024204492A1 (https=) | 2023-03-30 | 2024-03-28 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20260032950A1 (https=) |
| JP (1) | JPWO2024204492A1 (https=) |
| CN (1) | CN121014270A (https=) |
| DE (1) | DE112024001516T5 (https=) |
| WO (1) | WO2024204492A1 (https=) |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3968860B2 (ja) * | 1998-03-20 | 2007-08-29 | 株式会社デンソー | 炭化珪素半導体装置の製造方法 |
| US6747312B2 (en) * | 2002-05-01 | 2004-06-08 | International Rectifier Corporation | Rad hard MOSFET with graded body diode junction and reduced on resistance |
| JP2004319964A (ja) * | 2003-03-28 | 2004-11-11 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
| JP2016039263A (ja) * | 2014-08-07 | 2016-03-22 | 株式会社東芝 | 半導体装置の製造方法 |
-
2024
- 2024-03-28 DE DE112024001516.6T patent/DE112024001516T5/de active Pending
- 2024-03-28 CN CN202480020671.6A patent/CN121014270A/zh active Pending
- 2024-03-28 JP JP2025511113A patent/JPWO2024204492A1/ja active Pending
- 2024-03-28 WO PCT/JP2024/012559 patent/WO2024204492A1/ja not_active Ceased
-
2025
- 2025-09-29 US US19/342,707 patent/US20260032950A1/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7029969B2 (en) | Method of manufacture of a silicon carbide MOSFET including a masking with a tapered shape and implanting ions at an angle | |
| US8372717B2 (en) | Method for manufacturing a super-junction trench MOSFET with resurf stepped oxides and trenched contacts | |
| US10923432B2 (en) | Method of manufacturing a semiconductor device with epitaxial layers and an alignment mark | |
| KR20130139738A (ko) | 탄화규소 반도체 장치의 제조방법 | |
| CN105590844B (zh) | 超结结构深沟槽的制造方法 | |
| JP2012004173A (ja) | 超接合半導体装置の製造方法 | |
| WO2012086257A1 (ja) | 炭化珪素半導体装置の製造方法 | |
| JP5699526B2 (ja) | 半導体装置の製造方法 | |
| TWI629786B (zh) | 絕緣閘型開關元件的製造方法 | |
| JPWO2021260851A5 (https=) | ||
| JPWO2024204492A5 (https=) | ||
| TWI595543B (zh) | 半導體裝置及其製造方法 | |
| CN108735795B (zh) | (0001)面外延的六方相SiC晶圆、UMOSFET器件及其制作方法 | |
| JP7099191B2 (ja) | 半導体装置の製造方法 | |
| JP3551251B2 (ja) | 絶縁ゲート型電界効果トランジスタ及びその製造方法 | |
| US9570353B1 (en) | Method for manufacturing semiconductor device | |
| TWI572011B (zh) | 凹入式陣列元件 | |
| JPWO2023149131A5 (https=) | ||
| JP2023131022A (ja) | 半導体装置の製造方法、及び、半導体ウエハ | |
| JP2010171259A (ja) | 半導体装置の製造方法 | |
| JP2022189453A5 (https=) | ||
| JP5806129B2 (ja) | 半導体装置及びその製造方法 | |
| JP5162948B2 (ja) | 半導体ウエハおよび半導体チップの製造方法 | |
| CN114175274A (zh) | 半导体结构及其制备方法 | |
| CN114171577B (zh) | 金属氧化物半导体器件与其制作方法 |