JPWO2023149131A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2023149131A5 JPWO2023149131A5 JP2023578422A JP2023578422A JPWO2023149131A5 JP WO2023149131 A5 JPWO2023149131 A5 JP WO2023149131A5 JP 2023578422 A JP2023578422 A JP 2023578422A JP 2023578422 A JP2023578422 A JP 2023578422A JP WO2023149131 A5 JPWO2023149131 A5 JP WO2023149131A5
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor region
- depth position
- impurity concentration
- main surface
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022015237 | 2022-02-02 | ||
| JP2022015237 | 2022-02-02 | ||
| PCT/JP2022/047790 WO2023149131A1 (ja) | 2022-02-02 | 2022-12-23 | 半導体装置および半導体装置の製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2023149131A1 JPWO2023149131A1 (https=) | 2023-08-10 |
| JPWO2023149131A5 true JPWO2023149131A5 (https=) | 2024-04-24 |
| JP7750312B2 JP7750312B2 (ja) | 2025-10-07 |
Family
ID=87552268
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2023578422A Active JP7750312B2 (ja) | 2022-02-02 | 2022-12-23 | 半導体装置および半導体装置の製造方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US20240213307A1 (https=) |
| JP (1) | JP7750312B2 (https=) |
| CN (1) | CN117716514A (https=) |
| WO (1) | WO2023149131A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6981890B2 (ja) * | 2018-01-29 | 2021-12-17 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6115678B1 (ja) * | 2016-02-01 | 2017-04-19 | 富士電機株式会社 | 炭化珪素半導体装置および炭化珪素半導体装置の製造方法 |
| DE102018123164B3 (de) * | 2018-09-20 | 2020-01-23 | Infineon Technologies Ag | Halbleitervorrichtung, die eine graben-gatestruktur enthält, und herstellungsverfahren |
| JP7290028B2 (ja) * | 2019-01-21 | 2023-06-13 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
| JP7570168B2 (ja) * | 2019-06-14 | 2024-10-21 | 富士電機株式会社 | 炭化珪素半導体装置 |
-
2022
- 2022-12-23 JP JP2023578422A patent/JP7750312B2/ja active Active
- 2022-12-23 CN CN202280051873.8A patent/CN117716514A/zh active Pending
- 2022-12-23 WO PCT/JP2022/047790 patent/WO2023149131A1/ja not_active Ceased
-
2024
- 2024-01-30 US US18/427,607 patent/US20240213307A1/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10573738B2 (en) | Method and apparatus for power device with multiple doped regions | |
| US8372717B2 (en) | Method for manufacturing a super-junction trench MOSFET with resurf stepped oxides and trenched contacts | |
| US9721806B2 (en) | LDMOS device and fabrication method thereof | |
| US9455345B2 (en) | Method and apparatus for power device with depletion structure | |
| JP5845714B2 (ja) | 炭化珪素半導体装置の製造方法 | |
| JP2019046909A5 (https=) | ||
| IT201900013416A1 (it) | Dispositivo di potenza a bilanciamento di carica e procedimento di fabbricazione del dispositivo di potenza a bilanciamento di carica | |
| CN105590844B (zh) | 超结结构深沟槽的制造方法 | |
| CN102792446A (zh) | 用于制造碳化硅半导体器件的方法 | |
| JP2004507882A (ja) | ゲート酸化層の完全性を向上させた半導体トレンチデバイス | |
| TW201822295A (zh) | 屏蔽閘極溝槽式半導體裝置及其製造方法 | |
| CN101258582B (zh) | 功率场效应晶体管及其制造方法 | |
| JP6104743B2 (ja) | ショットキーダイオードを内蔵するfet | |
| CN107968124A (zh) | 一种半导体器件结构及其制备方法 | |
| JPWO2023149131A5 (https=) | ||
| CN110676320A (zh) | 沟槽mosfet及其制造方法 | |
| KR20110091482A (ko) | 산화 후 실리콘 트렌치 바닥 형상의 구조 및 방법 | |
| CN101467258A (zh) | 用于制造功率半导体器件的工艺和相应功率半导体器件 | |
| CN107134492B (zh) | 超级结功率器件及其制造方法 | |
| CN105280493A (zh) | 一种沟槽igbt器件的制造方法 | |
| CN112531026A (zh) | 横向扩散金属氧化物半导体器件及其制造方法 | |
| CN104916686A (zh) | 一种vdmos器件及其制造方法 | |
| CN104218080B (zh) | 射频ldmos器件及其制造方法 | |
| US20120217575A1 (en) | Method for manufacturing semiconductor device and semiconductor device | |
| US20260052727A1 (en) | Power device and manufacturing method thereof |