JPWO2024070966A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2024070966A5 JPWO2024070966A5 JP2024549330A JP2024549330A JPWO2024070966A5 JP WO2024070966 A5 JPWO2024070966 A5 JP WO2024070966A5 JP 2024549330 A JP2024549330 A JP 2024549330A JP 2024549330 A JP2024549330 A JP 2024549330A JP WO2024070966 A5 JPWO2024070966 A5 JP WO2024070966A5
- Authority
- JP
- Japan
- Prior art keywords
- chip
- die pad
- wire
- terminal
- transmission device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022156995 | 2022-09-29 | ||
| PCT/JP2023/034561 WO2024070966A1 (ja) | 2022-09-29 | 2023-09-22 | 信号伝達装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2024070966A1 JPWO2024070966A1 (https=) | 2024-04-04 |
| JPWO2024070966A5 true JPWO2024070966A5 (https=) | 2025-06-12 |
Family
ID=90477698
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024549330A Pending JPWO2024070966A1 (https=) | 2022-09-29 | 2023-09-22 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US20250253272A1 (https=) |
| JP (1) | JPWO2024070966A1 (https=) |
| WO (1) | WO2024070966A1 (https=) |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2017112327A (ja) * | 2015-12-18 | 2017-06-22 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| JP7527916B2 (ja) * | 2020-09-29 | 2024-08-05 | ローム株式会社 | 半導体装置 |
| WO2022085394A1 (ja) * | 2020-10-20 | 2022-04-28 | ローム株式会社 | 半導体装置 |
| WO2022130906A1 (ja) * | 2020-12-18 | 2022-06-23 | ローム株式会社 | 半導体装置 |
-
2023
- 2023-09-22 WO PCT/JP2023/034561 patent/WO2024070966A1/ja not_active Ceased
- 2023-09-22 JP JP2024549330A patent/JPWO2024070966A1/ja active Pending
-
2025
- 2025-03-26 US US19/091,349 patent/US20250253272A1/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3176307B2 (ja) | 集積回路装置の実装構造およびその製造方法 | |
| JPH03250654A (ja) | 樹脂封止型半導体装置及びリードフレーム | |
| US6946744B2 (en) | System and method of reducing die attach stress and strain | |
| US6538309B1 (en) | Semiconductor device and circuit board for mounting semiconductor element | |
| US6909167B2 (en) | Coupling spaced bond pads to a contact | |
| JPWO2024070966A5 (https=) | ||
| JPWO2024070957A5 (https=) | ||
| JPWO2024070967A5 (https=) | ||
| JPWO2024070958A5 (https=) | ||
| JPWO2024070956A5 (https=) | ||
| JPH07118490B2 (ja) | テープボンディング構成体 | |
| JPH0645504A (ja) | 半導体装置 | |
| JP2756791B2 (ja) | 樹脂封止型半導体装置 | |
| JP2518145B2 (ja) | 放熱板付き多層リ―ドフレ―ム | |
| JP2743157B2 (ja) | 樹脂封止型半導体装置 | |
| JP2972679B2 (ja) | リードフレーム並びに樹脂封止型半導体装置及びその製造方法 | |
| JP4234518B2 (ja) | 半導体搭載用基板製造方法、半導体パッケージ製造方法、半導体搭載用基板及び半導体パッケージ | |
| JPH07121628B2 (ja) | Icモジユ−ル | |
| JP3403221B2 (ja) | 配線基板付リードフレーム | |
| JPH03268340A (ja) | 半導体装置 | |
| JP2005150294A5 (https=) | ||
| JPS5923429Y2 (ja) | マルチ・チツプ実装用基板 | |
| JP2682072B2 (ja) | 混成集積回路装置 | |
| JP2006108130A (ja) | 半導体装置およびその製造方法 | |
| JPS6329566A (ja) | 半導体装置 |