JPWO2023195164A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2023195164A5 JPWO2023195164A5 JP2024513672A JP2024513672A JPWO2023195164A5 JP WO2023195164 A5 JPWO2023195164 A5 JP WO2023195164A5 JP 2024513672 A JP2024513672 A JP 2024513672A JP 2024513672 A JP2024513672 A JP 2024513672A JP WO2023195164 A5 JPWO2023195164 A5 JP WO2023195164A5
- Authority
- JP
- Japan
- Prior art keywords
- plating film
- semiconductor device
- contact
- wire bump
- wire
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2022/017378 WO2023195164A1 (ja) | 2022-04-08 | 2022-04-08 | 半導体装置及び半導体装置の製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2023195164A1 JPWO2023195164A1 (https=) | 2023-10-12 |
| JPWO2023195164A5 true JPWO2023195164A5 (https=) | 2024-05-29 |
| JP7630717B2 JP7630717B2 (ja) | 2025-02-17 |
Family
ID=88242810
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024513672A Active JP7630717B2 (ja) | 2022-04-08 | 2022-04-08 | 半導体装置及び半導体装置の製造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20250157981A1 (https=) |
| JP (1) | JP7630717B2 (https=) |
| CN (1) | CN118974898A (https=) |
| DE (1) | DE112022007004T5 (https=) |
| WO (1) | WO2023195164A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW202318568A (zh) * | 2021-07-30 | 2023-05-01 | 日商尼康股份有限公司 | 金屬配線的製造方法、電晶體的製造方法及金屬配線 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001326245A (ja) * | 2000-05-16 | 2001-11-22 | Hitachi Ltd | 半導体装置およびその製造方法 |
| JP3692978B2 (ja) * | 2001-07-24 | 2005-09-07 | 日立電線株式会社 | 配線基板の製造方法 |
| JP5509295B2 (ja) * | 2012-11-02 | 2014-06-04 | パナソニック株式会社 | 半導体装置 |
| JP6487122B2 (ja) * | 2016-06-14 | 2019-03-20 | 三菱電機株式会社 | 電力用半導体装置 |
-
2022
- 2022-04-08 JP JP2024513672A patent/JP7630717B2/ja active Active
- 2022-04-08 CN CN202280094438.3A patent/CN118974898A/zh active Pending
- 2022-04-08 WO PCT/JP2022/017378 patent/WO2023195164A1/ja not_active Ceased
- 2022-04-08 DE DE112022007004.8T patent/DE112022007004T5/de active Pending
- 2022-04-08 US US18/726,265 patent/US20250157981A1/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7271337B2 (ja) | 電子部品装置及び電子部品装置の製造方法 | |
| CN103715165B (zh) | 半导体封装件及其制法 | |
| TWI493671B (zh) | 具有支撐體的封裝基板及其製法、具有支撐體的封裝結構及其製法 | |
| TW200843064A (en) | Surface structure of a packaging substrate and a fabricating method thereof | |
| JP2013073994A (ja) | 配線基板及びその製造方法 | |
| JP3502800B2 (ja) | 半導体装置の製造方法 | |
| TW201813034A (zh) | 導線架及電子組件裝置 | |
| TWI354356B (en) | Multilayer package substrate and method for fabric | |
| JP2023045461A (ja) | 半導体装置、および半導体装置の製造方法 | |
| CN112928194B (zh) | 一种倒装Micro LED芯片与基板的键合方法 | |
| JPWO2023195164A5 (https=) | ||
| TWI733941B (zh) | 導線架及其製造方法暨製造電子構件裝置之方法 | |
| CN110246828A (zh) | 半导体封装结构及其制造方法 | |
| CN101989593B (zh) | 封装基板及其制法及封装结构 | |
| US11404362B2 (en) | Wiring substrate and semiconductor device | |
| JP2006237151A (ja) | 配線基板および半導体装置 | |
| TWI473221B (zh) | 封裝基板及其製法 | |
| CN102376677B (zh) | 半导体封装结构及半导体封装结构的制作方法 | |
| TWI711151B (zh) | 微型黏合結構和其形成方法 | |
| TW200803674A (en) | Method for fabricating circuit board with electrically connected structure | |
| TWI548030B (zh) | 導電盲孔結構及其製法 | |
| TW200941637A (en) | Substrate structure and manufacturing method thereof | |
| JP6057285B2 (ja) | 半導体素子搭載用基板 | |
| JP2007048978A (ja) | 半導体装置及びその製造方法 | |
| KR101297662B1 (ko) | 리드프레임의 제조방법 |