JPWO2023106105A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2023106105A5 JPWO2023106105A5 JP2023566218A JP2023566218A JPWO2023106105A5 JP WO2023106105 A5 JPWO2023106105 A5 JP WO2023106105A5 JP 2023566218 A JP2023566218 A JP 2023566218A JP 2023566218 A JP2023566218 A JP 2023566218A JP WO2023106105 A5 JPWO2023106105 A5 JP WO2023106105A5
- Authority
- JP
- Japan
- Prior art keywords
- signal
- power supply
- transistor
- supply line
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 description 3
- 238000001514 detection method Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2021199650 | 2021-12-08 | ||
| PCT/JP2022/043303 WO2023106105A1 (ja) | 2021-12-08 | 2022-11-24 | 半導体記憶装置及び制御方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2023106105A1 JPWO2023106105A1 (https=) | 2023-06-15 |
| JPWO2023106105A5 true JPWO2023106105A5 (https=) | 2024-08-22 |
Family
ID=86730412
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2023566218A Pending JPWO2023106105A1 (https=) | 2021-12-08 | 2022-11-24 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20240304222A1 (https=) |
| JP (1) | JPWO2023106105A1 (https=) |
| CN (1) | CN118355443A (https=) |
| TW (1) | TW202324410A (https=) |
| WO (1) | WO2023106105A1 (https=) |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7227804B1 (en) * | 2004-04-19 | 2007-06-05 | Cypress Semiconductor Corporation | Current source architecture for memory device standby current reduction |
| KR100610021B1 (ko) * | 2005-01-14 | 2006-08-08 | 삼성전자주식회사 | 반도체 메모리 장치에서의 비트라인 전압 공급회로와 그에따른 비트라인 전압 인가방법 |
| US7489167B2 (en) * | 2006-04-26 | 2009-02-10 | Infineon Technologies Ag | Voltage detection and sequencing circuit |
| KR100806127B1 (ko) * | 2006-09-06 | 2008-02-22 | 삼성전자주식회사 | 피크 커런트를 감소시키는 파워 게이팅 회로 및 파워게이팅 방법 |
| US7751267B2 (en) * | 2007-07-24 | 2010-07-06 | International Business Machines Corporation | Half-select compliant memory cell precharge circuit |
| JP5246123B2 (ja) * | 2009-01-29 | 2013-07-24 | 富士通セミコンダクター株式会社 | 半導体記憶装置、半導体装置及び電子機器 |
| JP2011123970A (ja) * | 2009-12-14 | 2011-06-23 | Renesas Electronics Corp | 半導体記憶装置 |
| GB2500907B (en) * | 2012-04-04 | 2016-05-25 | Platipus Ltd | Static random access memory devices |
-
2022
- 2022-11-23 TW TW111144814A patent/TW202324410A/zh unknown
- 2022-11-24 JP JP2023566218A patent/JPWO2023106105A1/ja active Pending
- 2022-11-24 CN CN202280080399.1A patent/CN118355443A/zh active Pending
- 2022-11-24 WO PCT/JP2022/043303 patent/WO2023106105A1/ja not_active Ceased
-
2024
- 2024-05-21 US US18/670,302 patent/US20240304222A1/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11009902B1 (en) | Power voltage selection circuit | |
| JP4008622B2 (ja) | 同期式半導体メモリ装置の基準信号発生回路 | |
| US11257538B2 (en) | Systems and methods for improved reliability of components in dynamic random access memory (DRAM) | |
| US10535394B2 (en) | Memory device including dynamic voltage and frequency scaling switch and method of operating the same | |
| JP3287248B2 (ja) | 半導体集積回路 | |
| US7558125B2 (en) | Input buffer and method with AC positive feedback, and a memory device and computer system using same | |
| US8547770B2 (en) | Semiconductor apparatus and its control method | |
| US7539064B2 (en) | Precharge circuit of semiconductor memory apparatus | |
| JPWO2023106105A5 (https=) | ||
| JP2007134034A (ja) | 半導体メモリのコラム選択信号制御装置及び方法 | |
| US7733709B2 (en) | Semiconductor memory device with internal voltage generating circuit and method for operating the same | |
| KR100361656B1 (ko) | 반도체 메모리 장치의 고전압 발생회로 | |
| US6501671B2 (en) | Semiconductor memory device enabling selective production of different semiconductor memory devices operating at different external power-supply voltages | |
| JP2014093585A (ja) | 半導体集積回路 | |
| US11823735B2 (en) | Semiconductor device | |
| KR100903388B1 (ko) | 내부전압 제어회로 및 그 제어방법 | |
| KR100245555B1 (ko) | 반도체 메모리 장치 및 그것의 내부 전원 전압 공급 회로 | |
| JP4031546B2 (ja) | 半導体装置 | |
| KR100525909B1 (ko) | 데이터 입력 버퍼 | |
| KR100979353B1 (ko) | 반도체 메모리 소자의 파워-업 신호 발생 장치 | |
| KR20050059948A (ko) | 고속 동작에 적합한 x 주소 추출기, x 주소 추출 방법및 메모리 | |
| WO2025192623A1 (ja) | ラッチ回路装置及びラッチ回路装置の初期化方法 | |
| KR0167063B1 (ko) | 동기 메모리장치의 내부전원공급장치 | |
| JP3131043B2 (ja) | 半導体集積回路装置 | |
| KR100792356B1 (ko) | 반도체 메모리 소자 및 그의 구동방법 |