JPWO2022219720A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2022219720A5 JPWO2022219720A5 JP2023514225A JP2023514225A JPWO2022219720A5 JP WO2022219720 A5 JPWO2022219720 A5 JP WO2022219720A5 JP 2023514225 A JP2023514225 A JP 2023514225A JP 2023514225 A JP2023514225 A JP 2023514225A JP WO2022219720 A5 JPWO2022219720 A5 JP WO2022219720A5
- Authority
- JP
- Japan
- Prior art keywords
- current source
- nmos transistor
- flip
- circuit
- flop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2021/015331 WO2022219720A1 (ja) | 2021-04-13 | 2021-04-13 | 半導体集積回路および半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2022219720A1 JPWO2022219720A1 (https=) | 2022-10-20 |
| JPWO2022219720A5 true JPWO2022219720A5 (https=) | 2024-01-17 |
| JP7558396B2 JP7558396B2 (ja) | 2024-09-30 |
Family
ID=83639918
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2023514225A Active JP7558396B2 (ja) | 2021-04-13 | 2021-04-13 | 半導体集積回路および半導体装置 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US12556168B2 (https=) |
| JP (1) | JP7558396B2 (https=) |
| WO (1) | WO2022219720A1 (https=) |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3166281B2 (ja) * | 1992-04-14 | 2001-05-14 | 株式会社日立製作所 | 半導体集積回路及びその製造方法 |
| JPH0737956A (ja) | 1993-07-26 | 1995-02-07 | Nippon Telegr & Teleph Corp <Ntt> | Cmos型集積回路およびその検査方法 |
| JP3641517B2 (ja) | 1995-10-05 | 2005-04-20 | 株式会社ルネサステクノロジ | 半導体装置 |
| US7643576B2 (en) * | 2004-05-18 | 2010-01-05 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Data-signal-recovery circuit, data-signal-characterizing circuit, and related integrated circuits, systems, and methods |
| JP2009513968A (ja) * | 2005-10-26 | 2009-04-02 | エヌエックスピー ビー ヴィ | テスト機構を有するアナログic及びicテスト方法 |
| JP2007178345A (ja) | 2005-12-28 | 2007-07-12 | Sharp Corp | 半導体集積回路、および、半導体集積回路のテストシステム |
| JP4592670B2 (ja) * | 2006-10-23 | 2010-12-01 | パナソニック株式会社 | 集積回路素子 |
| JP2009085877A (ja) | 2007-10-02 | 2009-04-23 | Nec Saitama Ltd | 複数の回路ブロックを搭載したlsiの消費電流測定方式およびlsi |
| JP5435081B2 (ja) * | 2012-05-25 | 2014-03-05 | 富士通株式会社 | 半導体装置 |
| JP6242183B2 (ja) * | 2013-11-22 | 2017-12-06 | 株式会社メガチップス | 半導体集積回路及び該半導体集積回路の試験方法並びに該半導体集積回路におけるラッシュカレントの抑制方法 |
| US10101403B2 (en) * | 2014-07-02 | 2018-10-16 | Intersil Americas LLC | Systems and methods for an open wire scan |
| CN111108398A (zh) * | 2017-09-29 | 2020-05-05 | 勃林格殷格翰维特梅迪卡有限公司 | 电路布置的测试和校准 |
-
2021
- 2021-04-13 JP JP2023514225A patent/JP7558396B2/ja active Active
- 2021-04-13 US US18/551,014 patent/US12556168B2/en active Active
- 2021-04-13 WO PCT/JP2021/015331 patent/WO2022219720A1/ja not_active Ceased
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6714060B2 (en) | Master slave flip-flop circuit functioning as edge trigger flip-flop | |
| US4697105A (en) | CMOS programmable logic array | |
| KR0133164B1 (ko) | 반도체 소자의 입력 전이 검출회로 | |
| JPS6367371B2 (https=) | ||
| CN109379061B (zh) | 带置位功能的tspc触发器 | |
| US7969194B2 (en) | Semiconductor device | |
| JP2000183710A (ja) | アナログスイッチ回路及びこの回路を有する半導体装置 | |
| US8723612B2 (en) | Trimming circuit for clock source | |
| US20120049875A1 (en) | Schmitt trigger with test circuit and method for testing | |
| JPWO2022219720A5 (https=) | ||
| US8264287B2 (en) | Method, apparatus, and system for measuring analog voltages on die | |
| US6314041B1 (en) | Memory with a reduced leakage current | |
| JPH06177719A (ja) | クロック発生回路 | |
| US8344757B2 (en) | Semiconductor device and data processing system including the same | |
| US10218339B2 (en) | Voltage monitor with a trmimming circuit and method therefore | |
| JP3813307B2 (ja) | パストランジスタ論理回路 | |
| US12556168B2 (en) | Semiconductor integrated circuit and semiconductor device | |
| US12316326B1 (en) | Delay circuit | |
| US8407539B2 (en) | Semiconductor device test circuit, semiconductor device, and its manufacturing method | |
| JP2009159148A (ja) | アナログスイッチ | |
| JP3083654B2 (ja) | 出力回路 | |
| CN106330143A (zh) | 占空比校准电路 | |
| CN113917967A (zh) | 一种低功耗修调电路 | |
| KR100474587B1 (ko) | 센스앰프출력회로 | |
| JP2861009B2 (ja) | 発振回路 |