JPS649731B2 - - Google Patents
Info
- Publication number
- JPS649731B2 JPS649731B2 JP13721581A JP13721581A JPS649731B2 JP S649731 B2 JPS649731 B2 JP S649731B2 JP 13721581 A JP13721581 A JP 13721581A JP 13721581 A JP13721581 A JP 13721581A JP S649731 B2 JPS649731 B2 JP S649731B2
- Authority
- JP
- Japan
- Prior art keywords
- forward voltage
- measured
- thyristor
- chamber
- normal temperature
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 18
- 238000000034 method Methods 0.000 claims abstract description 8
- 239000008188 pellet Substances 0.000 claims description 10
- 230000002950 deficient Effects 0.000 abstract description 6
- 239000000523 sample Substances 0.000 abstract description 6
- 238000010438 heat treatment Methods 0.000 abstract description 2
- 230000000052 comparative effect Effects 0.000 abstract 1
- 238000007689 inspection Methods 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000010297 mechanical methods and process Methods 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 238000009864 tensile test Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7865—Means for transporting the components to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/859—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving monitoring, e.g. feedback loop
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1301—Thyristor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56137215A JPS5839021A (ja) | 1981-08-31 | 1981-08-31 | 半導体装置の検査方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56137215A JPS5839021A (ja) | 1981-08-31 | 1981-08-31 | 半導体装置の検査方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5839021A JPS5839021A (ja) | 1983-03-07 |
JPS649731B2 true JPS649731B2 (fr) | 1989-02-20 |
Family
ID=15193473
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56137215A Granted JPS5839021A (ja) | 1981-08-31 | 1981-08-31 | 半導体装置の検査方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5839021A (fr) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6384132A (ja) * | 1986-09-29 | 1988-04-14 | Toshiba Corp | ワイヤボンデイング検査方法および検査装置 |
JP2861423B2 (ja) * | 1991-02-13 | 1999-02-24 | 日本電気株式会社 | 半導体装置の検査方法 |
JP2800507B2 (ja) * | 1991-11-14 | 1998-09-21 | 富士通株式会社 | 診断装置および診断方法 |
JP2020165902A (ja) | 2019-03-29 | 2020-10-08 | 新東工業株式会社 | 検査装置 |
JP7192621B2 (ja) | 2019-03-29 | 2022-12-20 | 新東工業株式会社 | 検査装置 |
JP7192620B2 (ja) | 2019-03-29 | 2022-12-20 | 新東工業株式会社 | 検査装置 |
-
1981
- 1981-08-31 JP JP56137215A patent/JPS5839021A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5839021A (ja) | 1983-03-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6320201B1 (en) | Semiconductor reliability test chip | |
KR20110128132A (ko) | 전력반도체의 온도 측정방법 | |
TW201125058A (en) | Inspection apparatus and method for LED package interface | |
US3745460A (en) | Method and apparatus for determining the thermal internal resistance in semiconductors of the same type | |
JPS649731B2 (fr) | ||
US7863922B2 (en) | Evaluation method of insulating film and measurement circuit thereof | |
CN113064041B (zh) | 场效应晶体管的导通电阻测量方法及测量装置 | |
Baker et al. | Experimental evaluation of IGBT junction temperature measurement via a Modified-VCE (ΔVCE_ΔVGE) method with series resistance removal | |
JPH0845538A (ja) | 二次電池の絶縁検査装置 | |
Liedtke et al. | Thermomechanical reliability investigation of insulated gate bipolar transistor module | |
CN112505102A (zh) | 封装基板之电阻测量方法及其封装基板 | |
US4661771A (en) | Method of screening resin-sealed semiconductor devices | |
JP3575073B2 (ja) | 絶縁分離型半導体装置の検査方法および絶縁分離型半導体装置 | |
JP2002156402A (ja) | 半導体素子の特性検査方法及び装置 | |
JP2861423B2 (ja) | 半導体装置の検査方法 | |
CN117949813A (zh) | 芯片检测电路及方法 | |
JP2589876B2 (ja) | 半導体集積回路装置 | |
JP2008071918A (ja) | 半導体素子および半導体素子の検査方法 | |
CN114267604A (zh) | 具有控制引脚的电子器件的制造方法及其缺陷检测方法 | |
JP2634286B2 (ja) | 半導体装置の電気特性検査用ハンドラ装置 | |
JP4599776B2 (ja) | ワイヤボンディング評価方法とそれに用いる評価用治具 | |
JPH04253351A (ja) | 接触抵抗の測定方法 | |
JPH11126807A (ja) | 半導体集積回路の検査方法 | |
JPS5943733Y2 (ja) | 半導体装置 | |
JP2003279514A (ja) | 半導体デバイス封止製品の接合品質評価方法及びその評価装置 |