JPS645477B2 - - Google Patents

Info

Publication number
JPS645477B2
JPS645477B2 JP3864480A JP3864480A JPS645477B2 JP S645477 B2 JPS645477 B2 JP S645477B2 JP 3864480 A JP3864480 A JP 3864480A JP 3864480 A JP3864480 A JP 3864480A JP S645477 B2 JPS645477 B2 JP S645477B2
Authority
JP
Japan
Prior art keywords
insulating film
interlayer insulating
glass
hole
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP3864480A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56134800A (en
Inventor
Tamio Saito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP3864480A priority Critical patent/JPS56134800A/ja
Publication of JPS56134800A publication Critical patent/JPS56134800A/ja
Publication of JPS645477B2 publication Critical patent/JPS645477B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
JP3864480A 1980-03-26 1980-03-26 Method of forming multilayer wire interlayer insulating film Granted JPS56134800A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3864480A JPS56134800A (en) 1980-03-26 1980-03-26 Method of forming multilayer wire interlayer insulating film

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3864480A JPS56134800A (en) 1980-03-26 1980-03-26 Method of forming multilayer wire interlayer insulating film

Publications (2)

Publication Number Publication Date
JPS56134800A JPS56134800A (en) 1981-10-21
JPS645477B2 true JPS645477B2 (enExample) 1989-01-30

Family

ID=12530949

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3864480A Granted JPS56134800A (en) 1980-03-26 1980-03-26 Method of forming multilayer wire interlayer insulating film

Country Status (1)

Country Link
JP (1) JPS56134800A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63128699A (ja) * 1986-11-19 1988-06-01 株式会社日立製作所 感光性ガラス−セラミツク多層配線基板

Also Published As

Publication number Publication date
JPS56134800A (en) 1981-10-21

Similar Documents

Publication Publication Date Title
US7596862B2 (en) Method of making a circuitized substrate
JPH0226392B2 (enExample)
EP0165575A2 (en) Method for forming vias in a planar structure
US3829316A (en) Method for the preparation of metallic layers on a substrate
JPS645477B2 (enExample)
US4827610A (en) Method of creating solder or brazing barriers
EP0042943A1 (en) Multilayer integrated circuit substrate structure and process for making such structures
JP2769598B2 (ja) 導体ペースト
JPS62263645A (ja) 電気的接点構造とその形成方法
JPH0864934A (ja) プリント配線板の製造方法
JP2000235989A (ja) バンプ付き回路基板の製造方法
JPH1117315A (ja) 可撓性回路基板の製造法
JP3056865B2 (ja) プリント配線板の製造方法
JPH0521954A (ja) プリント配線板の製造方法
JPS6155799B2 (enExample)
JPH0621611A (ja) プリント配線板の製造方法
JP2005150554A (ja) 配線基板の製造方法
JP2500659B2 (ja) 印刷配線板の製造方法
JP2733209B2 (ja) 回路基板の製造方法
JPS6343396A (ja) 配線板の製造方法
JPS59141440A (ja) 焼成ガラスのスル−ホ−ル形成法
JPH0482080B2 (enExample)
JPS62210691A (ja) 多層配線板の製造方法
JPH05275565A (ja) 薄膜配線基板の製造方法
JPH0730233A (ja) プリント配線板の製造方法