JPS6447075A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS6447075A
JPS6447075A JP62203522A JP20352287A JPS6447075A JP S6447075 A JPS6447075 A JP S6447075A JP 62203522 A JP62203522 A JP 62203522A JP 20352287 A JP20352287 A JP 20352287A JP S6447075 A JPS6447075 A JP S6447075A
Authority
JP
Japan
Prior art keywords
substrate
pillar
region
film
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62203522A
Other languages
Japanese (ja)
Inventor
Hiroshi Onoda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP62203522A priority Critical patent/JPS6447075A/en
Publication of JPS6447075A publication Critical patent/JPS6447075A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To avoid increase of contact resistance and nonconduction due to insufficient burying of wiring metal, by applying an intermediate insulating film onto a substrate except pillars which are formed of a part of the substrate and by electrically connecting the wiring and the semiconductor substrate through the pillars. CONSTITUTION:A silicon substrate 21 is separated into a field region and an active region by a field oxide film 22 which is selectively formed onto the substrate 21. In the active region, a gate electrode 23 and a gate oxide film 24 are lamination-formed onto the substrate 21 and a source-drain region 25 is formed within the substrate 21. A pillar 26 is prepared by a part of the substrate 21 so that is projects on the region 25. The surface of the substrate 21 excepting the pillar 26 is entirely covered with intermediate insulating film 27 on a level with the top of pillar 26. A wiring 28 is electrically connected with the source drain region 25 through the pillar 26. If the top of pillar 12 is lower than that of the film 27, a contact hole can be shortened by the length differential between the two. Therefore, if the length of pillar 12 is more than about half the thickness of film 27, burying efficiency can be improved.
JP62203522A 1987-08-18 1987-08-18 Semiconductor device Pending JPS6447075A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62203522A JPS6447075A (en) 1987-08-18 1987-08-18 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62203522A JPS6447075A (en) 1987-08-18 1987-08-18 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS6447075A true JPS6447075A (en) 1989-02-21

Family

ID=16475542

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62203522A Pending JPS6447075A (en) 1987-08-18 1987-08-18 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS6447075A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015159337A (en) * 2015-06-04 2015-09-03 ユニサンティス エレクトロニクス シンガポール プライベート リミテッドUnisantis Electronics Singapore Pte Ltd. Semiconductor device manufacturing method and semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015159337A (en) * 2015-06-04 2015-09-03 ユニサンティス エレクトロニクス シンガポール プライベート リミテッドUnisantis Electronics Singapore Pte Ltd. Semiconductor device manufacturing method and semiconductor device

Similar Documents

Publication Publication Date Title
EP0272453A3 (en) Merged bipolar/cmos technology using electrically active trench
MY130168A (en) Semiconductor device and manufacturing method thereof
EP0510604A3 (en) Semiconductor device and method of manufacturing the same
JPS6451665A (en) Semiconductor device
KR890011106A (en) Integrated high-voltage bipolar power transistor and low-voltage MOS power transistor structure in the form of emitter switching and its manufacturing method
JPS6447075A (en) Semiconductor device
JPS56126977A (en) Junction type field effect transistor
JPS57201048A (en) Semiconductor device
JPS6410673A (en) Non volatile semiconductor memory device
JPS6437058A (en) Insulated-gate field-effect transistor
JPS645071A (en) Semiconductor storage device
JPS56146253A (en) Semiconductor device
JPS6435957A (en) Semiconductor integrated circuit and manufacture thereof
JPS6431471A (en) Semiconductor device
JPS6449274A (en) Superhigh-speed semiconductor device
JPS6439065A (en) Thin film field-effect transistor
JPS6417475A (en) Manufacture of mos semiconductor device
JPS57106153A (en) Semiconductor device
JPS6477158A (en) Memory device
JPS5736865A (en) Semiconductor device
JPS57114287A (en) Semiconductor device
JPS6486561A (en) Vertical mos transistor
JPS56126978A (en) Manufacture of junction type field effect transistor
JPS5745257A (en) Manufacture of semiconductor device
JPS566464A (en) Semiconductor device and manufacture thereof