JPS644347B2 - - Google Patents
Info
- Publication number
- JPS644347B2 JPS644347B2 JP56134089A JP13408981A JPS644347B2 JP S644347 B2 JPS644347 B2 JP S644347B2 JP 56134089 A JP56134089 A JP 56134089A JP 13408981 A JP13408981 A JP 13408981A JP S644347 B2 JPS644347 B2 JP S644347B2
- Authority
- JP
- Japan
- Prior art keywords
- frame
- lead
- tab
- lead frame
- wire bonding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 10
- 238000004519 manufacturing process Methods 0.000 claims description 6
- 239000002184 metal Substances 0.000 claims description 6
- 229910052751 metal Inorganic materials 0.000 claims description 6
- 238000004080 punching Methods 0.000 claims description 4
- 239000011347 resin Substances 0.000 description 7
- 229920005989 resin Polymers 0.000 description 7
- 239000004065 semiconductor Substances 0.000 description 6
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- 239000000463 material Substances 0.000 description 2
- 241001128518 Tabris Species 0.000 description 1
- 239000011358 absorbing material Substances 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 230000003014 reinforcing effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85385—Shape, e.g. interlocking features
Landscapes
- Physics & Mathematics (AREA)
- Geometry (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56134089A JPS5870562A (ja) | 1981-08-28 | 1981-08-28 | リ−ドフレ−ムの製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56134089A JPS5870562A (ja) | 1981-08-28 | 1981-08-28 | リ−ドフレ−ムの製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5870562A JPS5870562A (ja) | 1983-04-27 |
JPS644347B2 true JPS644347B2 (enrdf_load_stackoverflow) | 1989-01-25 |
Family
ID=15120158
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56134089A Granted JPS5870562A (ja) | 1981-08-28 | 1981-08-28 | リ−ドフレ−ムの製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5870562A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5569097B2 (ja) | 2010-03-29 | 2014-08-13 | 富士通セミコンダクター株式会社 | 半導体装置及びリードフレーム |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5666061A (en) * | 1979-11-05 | 1981-06-04 | Hitachi Ltd | Lead frame |
-
1981
- 1981-08-28 JP JP56134089A patent/JPS5870562A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5870562A (ja) | 1983-04-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6924548B2 (en) | Semiconductor device and its manufacturing method with leads that have an inverted trapezoid-like section | |
US6611047B2 (en) | Semiconductor package with singulation crease | |
JP2009500841A (ja) | 半導体デバイス | |
JPS639378B2 (enrdf_load_stackoverflow) | ||
JPS644347B2 (enrdf_load_stackoverflow) | ||
JPS6215844A (ja) | 半導体リ−ドフレ−ム | |
JPH061797B2 (ja) | リードフレームの製造方法 | |
JP2006186075A (ja) | 表面実装部品およびその製造方法 | |
JP2679913B2 (ja) | リードフレームの製造方法 | |
JPS58182858A (ja) | リ−ドフレ−ム | |
JP7699554B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
JPH0529527A (ja) | 半導体装置 | |
JPS6120758Y2 (enrdf_load_stackoverflow) | ||
JPS59129451A (ja) | リ−ドフレ−ム | |
JPH0739240Y2 (ja) | リードフレーム | |
JP3036597B1 (ja) | 半導体装置用リードフレーム | |
JPH08330501A (ja) | 半導体のリードフレームおよびその製造方法 | |
JP3015458B2 (ja) | リードフレームを用いた半導体装置の製造方法 | |
JPH0735403Y2 (ja) | リードフレーム | |
EP0505290A2 (en) | Semiconductor device having improved leads, production process of the semiconductor device, and lead frame used in production process of the semiconductor device | |
JP4493170B2 (ja) | プラスチックパッケージの製造方法 | |
JP2754675B2 (ja) | 半導体装置用リードフレーム、その製造方法および半導体装置 | |
JP2684247B2 (ja) | リードフレームの製造方法 | |
JPS5812452Y2 (ja) | 半導体装置 | |
JP2564969B2 (ja) | リードフレーム |