JPS6423531A - Formation of die alignment mark - Google Patents
Formation of die alignment markInfo
- Publication number
- JPS6423531A JPS6423531A JP62179051A JP17905187A JPS6423531A JP S6423531 A JPS6423531 A JP S6423531A JP 62179051 A JP62179051 A JP 62179051A JP 17905187 A JP17905187 A JP 17905187A JP S6423531 A JPS6423531 A JP S6423531A
- Authority
- JP
- Japan
- Prior art keywords
- alignment mark
- intermediate layer
- resist
- die alignment
- deteriorating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Abstract
PURPOSE:To prevent the detection accuracy during a detection operation of a mask position from deteriorating by a method wherein an intermediate layer which does not react with a semiconductor substrate and a die alignment mark is installed and a metal to be used as the alignment mark is formed on a recessed part formed on this intermediate layer so that the surface and an edge of the alignment mark are not roughened due to a heat treatment operation. CONSTITUTION:An intermediate layer 22 composed of SiO2 is grown on a GaAs semiconductor substrate 21; a first resist 23 is coated; a region to form die alignment mark is exposed and developed, after that, the intermediate layer 22 in an unnecessary part is removed by an etching operation. Then, the first resist 23 is removed by an organic cleaning operation; after that, a second resist 24 is coated; a die alignment mark pattern is formed on the intermediate layer 22 by an optical exposure operation; a development operation is executed. Furthermore, a position to form the alignment mark on the intermediate layer 22 is removed slightly by the etching operation; a recessed part 27 is formed. Then, metals 25 and 26 are evaporated. The second resist 24 and the metal 25 in an unnecessary part are removed by a lift-off method by the organic cleaning operation. By this setup, this can be utilized as the alignment mark whose surface is smooth and which has a uniform edge; after a heat treatment operation it is possible to prevent the position detection accuracy from deteriorating.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62179051A JPS6423531A (en) | 1987-07-20 | 1987-07-20 | Formation of die alignment mark |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62179051A JPS6423531A (en) | 1987-07-20 | 1987-07-20 | Formation of die alignment mark |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6423531A true JPS6423531A (en) | 1989-01-26 |
Family
ID=16059265
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62179051A Pending JPS6423531A (en) | 1987-07-20 | 1987-07-20 | Formation of die alignment mark |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6423531A (en) |
-
1987
- 1987-07-20 JP JP62179051A patent/JPS6423531A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5669835A (en) | Method for forming thin film pattern | |
JPS5797626A (en) | Manufacture of semiconductor device | |
JPS6423531A (en) | Formation of die alignment mark | |
JPS52139374A (en) | Alignment pattern forming method for mask alignment | |
JPS5494881A (en) | Exposure method | |
JPS5534430A (en) | Positioning method in electron beam exposure | |
JPS5694741A (en) | Positioning mark for electronic beam exposure | |
JPS56277A (en) | Forming method of metal layer pattern | |
JPS53147531A (en) | Forming method for thin film pattern | |
JPS5691434A (en) | Method for forming pattern of deposited film by lift-off method | |
JPS5656633A (en) | Manufacture of semiconductor element | |
JPS5615042A (en) | Manufacture of semiconductor device | |
JPS56138941A (en) | Forming method of wiring layer | |
JPS57180176A (en) | Manufacturing method for semiconductor device | |
JPS55153329A (en) | Manufacture of semiconductor device | |
JPS5743425A (en) | Forming method for fine pattern | |
JPS5494283A (en) | Production system of semiconductor device | |
JPS5496369A (en) | Mask forming method | |
JPS5591126A (en) | Production of semiconductor device | |
JPS5667927A (en) | Thin film etching method of electronic parts | |
JPS5255866A (en) | Etching method | |
JPS5635774A (en) | Dry etching method | |
KR950001407A (en) | Resist Pattern Formation Method of Semiconductor Device | |
JPS5570027A (en) | Manufacture of semicondcutor device | |
JPS56107554A (en) | Formation of pattern |