JPS6410951B2 - - Google Patents

Info

Publication number
JPS6410951B2
JPS6410951B2 JP55501220A JP50122080A JPS6410951B2 JP S6410951 B2 JPS6410951 B2 JP S6410951B2 JP 55501220 A JP55501220 A JP 55501220A JP 50122080 A JP50122080 A JP 50122080A JP S6410951 B2 JPS6410951 B2 JP S6410951B2
Authority
JP
Japan
Prior art keywords
region
emitter
base
layer
extrinsic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55501220A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56501585A (en, 2012
Inventor
Birii Rii Kuraudaa
Randooru Deyuan Aizatsuku
Tatsuku Hangu Mingu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS56501585A publication Critical patent/JPS56501585A/ja
Publication of JPS6410951B2 publication Critical patent/JPS6410951B2/ja
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes)
    • H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes) consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/177—Base regions of bipolar transistors, e.g. BJTs or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Bipolar Transistors (AREA)
JP55501220A 1979-12-28 1979-12-28 Expired JPS6410951B2 (en, 2012)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US1979/001137 WO1981001911A1 (en) 1979-12-28 1979-12-28 Method for achieving ideal impurity base profile in a transistor

Publications (2)

Publication Number Publication Date
JPS56501585A JPS56501585A (en, 2012) 1981-10-29
JPS6410951B2 true JPS6410951B2 (en, 2012) 1989-02-22

Family

ID=22147840

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55501220A Expired JPS6410951B2 (en, 2012) 1979-12-28 1979-12-28

Country Status (6)

Country Link
EP (1) EP0042380B1 (en, 2012)
JP (1) JPS6410951B2 (en, 2012)
CA (1) CA1160363A (en, 2012)
DE (1) DE2967588D1 (en, 2012)
IT (1) IT1150096B (en, 2012)
WO (1) WO1981001911A1 (en, 2012)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4536950A (en) * 1983-02-10 1985-08-27 Matsushita Electric Industrial Co., Ltd. Method for making semiconductor device
US4912053A (en) * 1988-02-01 1990-03-27 Harris Corporation Ion implanted JFET with self-aligned source and drain
US5204276A (en) * 1988-12-06 1993-04-20 Kabushiki Kaisha Toshiba Method of manufacturing semiconductor device
JPH02153534A (ja) * 1988-12-06 1990-06-13 Toshiba Corp 半導体装置の製造方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3083441A (en) * 1959-04-13 1963-04-02 Texas Instruments Inc Method for fabricating transistors
US3389023A (en) * 1966-01-14 1968-06-18 Ibm Methods of making a narrow emitter transistor by masking and diffusion
US3432920A (en) * 1966-12-01 1969-03-18 Rca Corp Semiconductor devices and methods of making them
US3489622A (en) * 1967-05-18 1970-01-13 Ibm Method of making high frequency transistors
FR1569872A (en, 2012) * 1968-04-10 1969-06-06
US3717507A (en) * 1969-06-19 1973-02-20 Shibaura Electric Co Ltd Method of manufacturing semiconductor devices utilizing ion-implantation and arsenic diffusion
US3886569A (en) * 1970-01-22 1975-05-27 Ibm Simultaneous double diffusion into a semiconductor substrate
NL7116688A (en, 2012) * 1970-12-09 1972-06-13
US3753807A (en) * 1972-02-24 1973-08-21 Bell Canada Northern Electric Manufacture of bipolar semiconductor devices
US3856578A (en) * 1972-03-13 1974-12-24 Bell Telephone Labor Inc Bipolar transistors and method of manufacture
US3940288A (en) * 1973-05-16 1976-02-24 Fujitsu Limited Method of making a semiconductor device
US3880676A (en) * 1973-10-29 1975-04-29 Rca Corp Method of making a semiconductor device
US4066473A (en) * 1976-07-15 1978-01-03 Fairchild Camera And Instrument Corporation Method of fabricating high-gain transistors
US4115797A (en) * 1976-10-04 1978-09-19 Fairchild Camera And Instrument Corporation Integrated injection logic with heavily doped injector base self-aligned with injector emitter and collector
US4157269A (en) * 1978-06-06 1979-06-05 International Business Machines Corporation Utilizing polysilicon diffusion sources and special masking techniques
US4168999A (en) * 1978-12-26 1979-09-25 Fairchild Camera And Instrument Corporation Method for forming oxide isolated integrated injection logic semiconductor structures having minimal encroachment utilizing special masking techniques

Also Published As

Publication number Publication date
IT8026721A0 (it) 1980-12-18
CA1160363A (en) 1984-01-10
EP0042380A4 (en) 1983-04-18
IT1150096B (it) 1986-12-10
EP0042380B1 (en) 1986-03-19
DE2967588D1 (en) 1986-04-24
WO1981001911A1 (en) 1981-07-09
EP0042380A1 (en) 1981-12-30
JPS56501585A (en, 2012) 1981-10-29

Similar Documents

Publication Publication Date Title
EP0090940B1 (en) Method of forming emitter and intrinsic base regions of a bipolar transistor
US4357622A (en) Complementary transistor structure
EP0137645B1 (en) Method of forming a shallow n-type region
JP3510924B2 (ja) Ｍｏｓトランジスタの製造方法
KR100205017B1 (ko) 이종접합 바이폴러 트랜지스터의 제조방법
EP0033495B1 (en) Process for fabricating a high speed bipolar transistor
JPH09504411A (ja) セルフアラインｃｍｏｓプロセス
US4485552A (en) Complementary transistor structure and method for manufacture
JP3092939B2 (ja) 集積回路電極の形成
JP2672199B2 (ja) 半導体装置の製造方法
EP0166923A2 (en) High performance bipolar transistor having a lightly doped guard ring disposed between the emitter and the extrinsic base region
JPH0831478B2 (ja) バイポーラ・トランジスタおよびその製造方法
JPS6410951B2 (en, 2012)
JPS5947468B2 (ja) バイポ−ラ・トランジスタの製造方法
JPH0243336B2 (en, 2012)
GB2121235A (en) Method for manufacturing an insulated gate field effect transistor device
JPH0548110A (ja) 半導体素子の製造方法
JP2554813B2 (ja) 高速バイポ−ラトランジスタの製造方法
JPH11340245A (ja) サブミクロンバイポ―ラトランジスタのベ―ス―エミッタ領域
KR0137580B1 (ko) 자기정렬 쌍극자 트랜지스터의 제조방법
KR940010517B1 (ko) 단일 다결정 시리콘을 이용한 고속 바이폴라 소자 제조방법
KR970004430B1 (ko) 선택적 결정성장법을 이용한 쌍극자 트랜지스터의 제조방법
JPH1140572A (ja) 半導体装置及びその製造方法
KR920005127B1 (ko) 선택적 에피택시를 이용한 자기정합된 바이폴라 트랜지스터의 제조방법
JP3041886B2 (ja) 半導体装置の製造方法