JPS639661B2 - - Google Patents
Info
- Publication number
- JPS639661B2 JPS639661B2 JP56047104A JP4710481A JPS639661B2 JP S639661 B2 JPS639661 B2 JP S639661B2 JP 56047104 A JP56047104 A JP 56047104A JP 4710481 A JP4710481 A JP 4710481A JP S639661 B2 JPS639661 B2 JP S639661B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- polycrystalline silicon
- phosphorus
- silicon layer
- melting point
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4710481A JPS57167660A (en) | 1981-03-30 | 1981-03-30 | Forming method for high-melting point metallic silicide layer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4710481A JPS57167660A (en) | 1981-03-30 | 1981-03-30 | Forming method for high-melting point metallic silicide layer |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57167660A JPS57167660A (en) | 1982-10-15 |
JPS639661B2 true JPS639661B2 (enrdf_load_stackoverflow) | 1988-03-01 |
Family
ID=12765863
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4710481A Granted JPS57167660A (en) | 1981-03-30 | 1981-03-30 | Forming method for high-melting point metallic silicide layer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57167660A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20210104054A (ko) | 2018-12-18 | 2021-08-24 | 스미또모 가가꾸 가부시키가이샤 | 다공질층의 제조 방법, 적층체, 비수 전해액 이차 전지용 세퍼레이터 및 비수 전해액 이차 전지 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2901616B2 (ja) * | 1988-06-27 | 1999-06-07 | ソニー株式会社 | 半導体装置の製造方法 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5333077A (en) * | 1976-09-08 | 1978-03-28 | Nec Corp | Semiconductor integrated circuit |
-
1981
- 1981-03-30 JP JP4710481A patent/JPS57167660A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20210104054A (ko) | 2018-12-18 | 2021-08-24 | 스미또모 가가꾸 가부시키가이샤 | 다공질층의 제조 방법, 적층체, 비수 전해액 이차 전지용 세퍼레이터 및 비수 전해액 이차 전지 |
Also Published As
Publication number | Publication date |
---|---|
JPS57167660A (en) | 1982-10-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3704427B2 (ja) | 半導体装置の銅金属配線形成方法 | |
TWI255007B (en) | Method of fabricating a semiconductor device having reduced contact resistance | |
CN1048820C (zh) | 多层非晶硅的制造方法 | |
JP3963494B2 (ja) | 半導体装置およびその形成方法 | |
JP2857006B2 (ja) | Mos集積回路上の自己整列珪化コバルト | |
JP3168421B2 (ja) | 半導体デバイスの製造方法 | |
JPH0587173B2 (enrdf_load_stackoverflow) | ||
JPH05182982A (ja) | 半導体装置およびその製造方法 | |
JPS62101049A (ja) | シリサイド層の形成方法 | |
JPS61203636A (ja) | 耐熱金属シリサイド層の形成方法 | |
JP2503187B2 (ja) | 二重シリサイド層配線をもつ半導体装置の製造方法 | |
JPS639661B2 (enrdf_load_stackoverflow) | ||
JPH07226507A (ja) | 半導体装置及びその製造方法 | |
JPS63181422A (ja) | 窒化チタン膜の形成方法 | |
JPH1167688A (ja) | シリサイド材料とその薄膜およびシリサイド薄膜の製造方法 | |
WO2000022659A1 (en) | Method of forming cobalt-disilicide contacts using a cobalt-carbon alloy thin film | |
JPS6138264B2 (enrdf_load_stackoverflow) | ||
KR100369340B1 (ko) | 티타늄실리사이드의 형성 방법 | |
JPH0147012B2 (enrdf_load_stackoverflow) | ||
JPH07297206A (ja) | 化合物半導体装置とその製造方法 | |
EP0600505B1 (en) | Method of manufacturing a semiconductor device comprising a titanium silicide layer | |
JP2003031522A (ja) | 半導体素子の製造方法 | |
JP3868043B2 (ja) | タングステン窒化膜の製造方法及びこれを用いた金属配線製造方法 | |
JPH10223561A (ja) | 半導体装置の製造方法 | |
JPH0529346A (ja) | 半導体装置の製造方法 |