JPS6370155U - - Google Patents

Info

Publication number
JPS6370155U
JPS6370155U JP16306486U JP16306486U JPS6370155U JP S6370155 U JPS6370155 U JP S6370155U JP 16306486 U JP16306486 U JP 16306486U JP 16306486 U JP16306486 U JP 16306486U JP S6370155 U JPS6370155 U JP S6370155U
Authority
JP
Japan
Prior art keywords
semiconductor chip
semiconductor package
semiconductor
chip
attached
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16306486U
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP16306486U priority Critical patent/JPS6370155U/ja
Publication of JPS6370155U publication Critical patent/JPS6370155U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1532Connection portion the connection portion being formed on the die mounting surface of the substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]

Landscapes

  • Wire Bonding (AREA)

Description

【図面の簡単な説明】
第1図は本考案の半導体パツケージの実施例の
断面図、第2図は多端子、高放熱、高速性を目的
とする従来の半導体パツケージの断面図である。 1……チツプ搭載基材、2……半導体チツプ、
3……外部リード端子、4……ボンデイングワイ
ア、5……パツケージ内配線、6……熱拡散板、
7……キヤツプ支持部材、8……キヤツプ、9…
…フレキシブル配線基板基材、10……チツプ搭
載基材。

Claims (1)

  1. 【実用新案登録請求の範囲】 半導体チツプを搭載する半導体パツケージにお
    いて、 半導体チツプ2を、 熱伝導率の高い材質からなり、前記半導体パツ
    ケージ全体を支持するチツプ搭載基材10に取り
    付け、 前記チツプ搭載基材10に、 フレキシブルプリント配線技術により外部リー
    ド端子3を形成したフレキシブル配線基板基材9
    を、前記半導体チツプ2に近接配置して取り付け
    、 前記半導体チツプ2と前記外部リード端子3を
    相互にボンデイングワイヤ4により接続する構造
    を備えてなる ことを特徴とする半導体パツケージ。
JP16306486U 1986-10-24 1986-10-24 Pending JPS6370155U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16306486U JPS6370155U (ja) 1986-10-24 1986-10-24

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16306486U JPS6370155U (ja) 1986-10-24 1986-10-24

Publications (1)

Publication Number Publication Date
JPS6370155U true JPS6370155U (ja) 1988-05-11

Family

ID=31090913

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16306486U Pending JPS6370155U (ja) 1986-10-24 1986-10-24

Country Status (1)

Country Link
JP (1) JPS6370155U (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02278856A (ja) * 1989-04-20 1990-11-15 Nec Corp 半導体集積回路装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02278856A (ja) * 1989-04-20 1990-11-15 Nec Corp 半導体集積回路装置

Similar Documents

Publication Publication Date Title
JPS6370155U (ja)
JPS61149344U (ja)
JPH0195751U (ja)
JPH02114943U (ja)
JPS60130649U (ja) 樹脂封止型半導体装置
JPH02146437U (ja)
JPS63187330U (ja)
JPS6364050U (ja)
JPS646038U (ja)
JPH0217851U (ja)
JPH01171251A (ja) ピングリッドアレーパッケージ
JPH01171045U (ja)
JPS6315056U (ja)
JPH01146548U (ja)
JPS63174460U (ja)
JPS5989554U (ja) 半導体素子の実装構造
JPS63164239U (ja)
JPH0176040U (ja)
JPS63127129U (ja)
JPS62163956U (ja)
JPS6142853U (ja) 樹脂封止型半導体装置
JPH01165652U (ja)
JPH0442730U (ja)
JPH02114941U (ja)
JPS5965553U (ja) 集積回路装置