JPS636897Y2 - - Google Patents

Info

Publication number
JPS636897Y2
JPS636897Y2 JP2171281U JP2171281U JPS636897Y2 JP S636897 Y2 JPS636897 Y2 JP S636897Y2 JP 2171281 U JP2171281 U JP 2171281U JP 2171281 U JP2171281 U JP 2171281U JP S636897 Y2 JPS636897 Y2 JP S636897Y2
Authority
JP
Japan
Prior art keywords
inverter
output
switching circuit
controlled
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP2171281U
Other languages
English (en)
Japanese (ja)
Other versions
JPS57135134U (fr
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP2171281U priority Critical patent/JPS636897Y2/ja
Publication of JPS57135134U publication Critical patent/JPS57135134U/ja
Application granted granted Critical
Publication of JPS636897Y2 publication Critical patent/JPS636897Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Logic Circuits (AREA)
JP2171281U 1981-02-18 1981-02-18 Expired JPS636897Y2 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2171281U JPS636897Y2 (fr) 1981-02-18 1981-02-18

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2171281U JPS636897Y2 (fr) 1981-02-18 1981-02-18

Publications (2)

Publication Number Publication Date
JPS57135134U JPS57135134U (fr) 1982-08-23
JPS636897Y2 true JPS636897Y2 (fr) 1988-02-27

Family

ID=29819554

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2171281U Expired JPS636897Y2 (fr) 1981-02-18 1981-02-18

Country Status (1)

Country Link
JP (1) JPS636897Y2 (fr)

Also Published As

Publication number Publication date
JPS57135134U (fr) 1982-08-23

Similar Documents

Publication Publication Date Title
US4100429A (en) FET Logic circuit for the detection of a three level input signal including an undetermined open level as one of three levels
JPS6236913A (ja) Ｃｍｏｓ　ｄ形フリツプフロツプ回路
JPS62226499A (ja) 遅延回路
JP3502116B2 (ja) 単一ワイヤクロックを有する２段ｃｍｏｓラッチ回路
JPS636897Y2 (fr)
JP3120492B2 (ja) 半導体集積回路
JP2541244B2 (ja) クロック発生回路
JPS6187299A (ja) デジタル信号の中間メモリ回路
KR890001104A (ko) 반도체집적회로
JPH0470212A (ja) 複合論理回路
JP2894040B2 (ja) ラッチ回路
US4649290A (en) Pulse generating circuit
JPS6037822A (ja) Ｃｍｏｓ論理回路
JP2563570B2 (ja) セット・リセット式フリップフロップ回路
JPS61252707A (ja) ラツチ回路
JP2745697B2 (ja) 半導体集積回路
JP2699496B2 (ja) 出力回路
JPH04239810A (ja) 単相スタティックラッチ回路
JP2595272B2 (ja) ダイナミック型セット・リセットフリップフロップ
JPS6127934B2 (fr)
KR930001440B1 (ko) 클록 오우버래핑 방지회로
JPH02203490A (ja) 半導体記憶装置
JPH0584967B2 (fr)
JPH05129907A (ja) 信号遅延装置
JPH0691459B2 (ja) ３値出力回路