JPS6361697B2 - - Google Patents
Info
- Publication number
- JPS6361697B2 JPS6361697B2 JP19934982A JP19934982A JPS6361697B2 JP S6361697 B2 JPS6361697 B2 JP S6361697B2 JP 19934982 A JP19934982 A JP 19934982A JP 19934982 A JP19934982 A JP 19934982A JP S6361697 B2 JPS6361697 B2 JP S6361697B2
- Authority
- JP
- Japan
- Prior art keywords
- priority
- data
- information memory
- register
- priorities
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 34
- 230000005540 biological transmission Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 7
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Cash Registers Or Receiving Machines (AREA)
- Computer And Data Communications (AREA)
- Communication Control (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57199349A JPS5987537A (ja) | 1982-11-11 | 1982-11-11 | 優先度をもつデ−タの制御回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57199349A JPS5987537A (ja) | 1982-11-11 | 1982-11-11 | 優先度をもつデ−タの制御回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5987537A JPS5987537A (ja) | 1984-05-21 |
JPS6361697B2 true JPS6361697B2 (US20110009641A1-20110113-C00256.png) | 1988-11-30 |
Family
ID=16406281
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57199349A Granted JPS5987537A (ja) | 1982-11-11 | 1982-11-11 | 優先度をもつデ−タの制御回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5987537A (US20110009641A1-20110113-C00256.png) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62113254A (ja) * | 1985-11-13 | 1987-05-25 | Oki Electric Ind Co Ltd | 上位レイヤインタフエ−ス方式 |
JPS63118978A (ja) * | 1986-11-07 | 1988-05-23 | Fujitsu Ltd | 照会処理方式 |
JPH0748732B2 (ja) * | 1987-05-19 | 1995-05-24 | シャープ株式会社 | シリアル通信システム |
JPH0719311B2 (ja) * | 1988-03-29 | 1995-03-06 | 株式会社日立製作所 | データ処理装置 |
DE102005048298B3 (de) * | 2005-10-08 | 2007-04-26 | Johannes Dipl.-Ing. Schedler | Verfahren und Anlage zur Reinigung von mit organischen Schadstoffen beladener Abluft |
JP2010201316A (ja) * | 2009-03-02 | 2010-09-16 | Jg Environmental Technology Co Ltd | 濃縮ローターシステムに用いる運転最適化制御方法及び装置 |
-
1982
- 1982-11-11 JP JP57199349A patent/JPS5987537A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5987537A (ja) | 1984-05-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950008226B1 (ko) | 버스트 전송 모드를 갖는 버스 마스터 | |
US4458313A (en) | Memory access control system | |
US4884192A (en) | Information processor capable of data transfer among plural digital data processing units by using an active transmission line having locally controlled storage of data | |
JPS6142306B2 (US20110009641A1-20110113-C00256.png) | ||
KR920008448B1 (ko) | 데이터 프로세서 | |
JPS6361697B2 (US20110009641A1-20110113-C00256.png) | ||
US5043935A (en) | Data transfer system for rearranging data units using intermediate temporary registers | |
GB2412767A (en) | Processor with at least two buses between a read/write port and an associated memory with at least two portions | |
JPS6242306B2 (US20110009641A1-20110113-C00256.png) | ||
JPH0731666B2 (ja) | プロセッサ間通信方式 | |
JP2537526B2 (ja) | マルチプロセッサシステム | |
KR100190184B1 (ko) | 직렬버스를 통해 데이타를 송신하는 회로 | |
JPH05120207A (ja) | デ−タ転送方式 | |
JPS6252336B2 (US20110009641A1-20110113-C00256.png) | ||
JPS6126104B2 (US20110009641A1-20110113-C00256.png) | ||
JPS6349867A (ja) | シリアルデ−タ出力装置 | |
JPS6053901B2 (ja) | プロセッサ間情報転送方式 | |
GB2106674A (en) | Magnetic bubble memory device | |
JPH0368046A (ja) | メモリアクセス方式 | |
KR19980044341A (ko) | 동기식 전송시스템의 데이터통신채널 처리장치 | |
JPS63197260A (ja) | 記憶装置制御方式 | |
JPH04246744A (ja) | 裁定回路 | |
JPH05316168A (ja) | 多チャンネル多重通信コントローラー | |
JPS61125655A (ja) | メモリアクセス制御装置 | |
JPH0668920B2 (ja) | Rom読出しテスト回路 |