JPS635928B2 - - Google Patents
Info
- Publication number
- JPS635928B2 JPS635928B2 JP52160263A JP16026377A JPS635928B2 JP S635928 B2 JPS635928 B2 JP S635928B2 JP 52160263 A JP52160263 A JP 52160263A JP 16026377 A JP16026377 A JP 16026377A JP S635928 B2 JPS635928 B2 JP S635928B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- equation
- reed
- shift register
- galois field
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/724—Finite field arithmetic
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Mathematical Optimization (AREA)
- Mathematical Analysis (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Algebra (AREA)
- Probability & Statistics with Applications (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Detection And Correction Of Errors (AREA)
- Error Detection And Correction (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16026377A JPS5492108A (en) | 1977-12-29 | 1977-12-29 | Lead-solomon code encoding method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16026377A JPS5492108A (en) | 1977-12-29 | 1977-12-29 | Lead-solomon code encoding method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5492108A JPS5492108A (en) | 1979-07-21 |
JPS635928B2 true JPS635928B2 (enrdf_load_stackoverflow) | 1988-02-05 |
Family
ID=15711214
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16026377A Granted JPS5492108A (en) | 1977-12-29 | 1977-12-29 | Lead-solomon code encoding method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5492108A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07114419B2 (ja) * | 1989-04-12 | 1995-12-06 | 株式会社東芝 | Qam通信システム |
-
1977
- 1977-12-29 JP JP16026377A patent/JPS5492108A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5492108A (en) | 1979-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104391675B (zh) | 用于提高处理效率的设备和处理器 | |
JPH0389631A (ja) | 符号語の復号方法および装置 | |
JPH0452556B2 (enrdf_load_stackoverflow) | ||
US20050149832A1 (en) | Methods and apparatus for coding and decoding data using reed-solomon codes | |
JP3354025B2 (ja) | エラー位置多項式の計算方法およびその装置 | |
JPH05127934A (ja) | 周期的冗長チエツク符号生成の方法および装置 | |
JPH0728227B2 (ja) | Bch符号の復号装置 | |
JP2001127645A (ja) | 誤り訂正方法および誤り訂正装置 | |
JP2694792B2 (ja) | 誤り位置多項式演算回路 | |
JP3248098B2 (ja) | シンドローム計算装置 | |
JP3614978B2 (ja) | ガロア体の除算方法および除算装置 | |
KR100552694B1 (ko) | 유한 체에서 곱셈 연산 방법 및 장치 | |
JPS635928B2 (enrdf_load_stackoverflow) | ||
TWI226758B (en) | Encoding method and apparatus for cross interleaved cyclic codes | |
US7281196B2 (en) | Single error Reed-Solomon decoder | |
EP0584864B1 (en) | A hardware-efficient method and device for encoding BCH codes and in particular Reed-Solomon codes | |
JP2591611B2 (ja) | t重誤り訂正符号の符号化復号化回路 | |
US5862159A (en) | Parallelized cyclical redundancy check method | |
JPH1032497A (ja) | エラー評価多項式係数計算装置 | |
US7287207B2 (en) | Method and apparatus for computing parity characters for a codeword of a cyclic code | |
JP2543319B2 (ja) | 符号化装置 | |
JPH0834439B2 (ja) | ガロア体演算装置 | |
WO1998007238A1 (en) | Parallel input ecc encoder and associated method of remainder computation | |
JPH09162753A (ja) | 符号語の復号方式 | |
JP2017098945A (ja) | 訂正信号を決定する回路構成及びその方法 |