JPS635253Y2 - - Google Patents
Info
- Publication number
- JPS635253Y2 JPS635253Y2 JP1982079997U JP7999782U JPS635253Y2 JP S635253 Y2 JPS635253 Y2 JP S635253Y2 JP 1982079997 U JP1982079997 U JP 1982079997U JP 7999782 U JP7999782 U JP 7999782U JP S635253 Y2 JPS635253 Y2 JP S635253Y2
- Authority
- JP
- Japan
- Prior art keywords
- lead
- semiconductor element
- auxiliary plate
- lead frame
- bonding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
Landscapes
- Lead Frames For Integrated Circuits (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7999782U JPS58182437U (ja) | 1982-05-31 | 1982-05-31 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7999782U JPS58182437U (ja) | 1982-05-31 | 1982-05-31 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58182437U JPS58182437U (ja) | 1983-12-05 |
| JPS635253Y2 true JPS635253Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1988-02-12 |
Family
ID=30089156
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7999782U Granted JPS58182437U (ja) | 1982-05-31 | 1982-05-31 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58182437U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
-
1982
- 1982-05-31 JP JP7999782U patent/JPS58182437U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58182437U (ja) | 1983-12-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6153924A (en) | Multilayered lead frame for semiconductor package | |
| KR930004246B1 (ko) | 수지밀봉형 반도체장치 | |
| JP2569939B2 (ja) | 樹脂封止型半導体装置 | |
| KR100674548B1 (ko) | 반도체 장치 | |
| JPH1056098A (ja) | 半導体装置及びその製造方法 | |
| JP2905609B2 (ja) | 樹脂封止型半導体装置 | |
| JP2569400B2 (ja) | 樹脂封止型半導体装置の製造方法 | |
| JPS635253Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JP2691799B2 (ja) | リードフレームに接合された介在ダイ取付基板を有する集積回路パッケージ設計 | |
| JPS59207646A (ja) | 半導体装置およびリ−ドフレ−ム | |
| JP3454192B2 (ja) | リードフレームとそれを用いた樹脂封止型半導体装置およびその製造方法 | |
| JPH0411761A (ja) | 樹脂封止型半導体装置 | |
| JP2001177007A (ja) | 半導体装置及びその製造方法 | |
| JP3506341B2 (ja) | 半導体装置 | |
| JP3082507U (ja) | ダブルサイドチップパッケージ | |
| JPH11354673A (ja) | 半導体装置 | |
| JPS6089945A (ja) | 封止半導体装置 | |
| JPS635250Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JP2568057B2 (ja) | 集積回路装置 | |
| JP3468447B2 (ja) | 樹脂封止型半導体装置及びその製造方法 | |
| JPH04320052A (ja) | 半導体装置 | |
| JPS63152160A (ja) | 半導体装置用リ−ドフレ−ム | |
| JPH04106941A (ja) | 樹脂封止型半導体装置 | |
| JP2536439B2 (ja) | 半導体装置用リ―ドフレ―ム及びこれを用いた樹脂封止型半導体装置 | |
| JPH0366150A (ja) | 半導体集積回路装置 |