JPS6347262B2 - - Google Patents

Info

Publication number
JPS6347262B2
JPS6347262B2 JP56212872A JP21287281A JPS6347262B2 JP S6347262 B2 JPS6347262 B2 JP S6347262B2 JP 56212872 A JP56212872 A JP 56212872A JP 21287281 A JP21287281 A JP 21287281A JP S6347262 B2 JPS6347262 B2 JP S6347262B2
Authority
JP
Japan
Prior art keywords
electrode
window
external circuit
semiconductor element
photoresist film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56212872A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58116744A (ja
Inventor
Ryuichi Toyoda
Takeshi Mizutani
Koichi Kawada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP56212872A priority Critical patent/JPS58116744A/ja
Publication of JPS58116744A publication Critical patent/JPS58116744A/ja
Publication of JPS6347262B2 publication Critical patent/JPS6347262B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73267Layer and HDI connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP56212872A 1981-12-29 1981-12-29 半導体素子の接続方法 Granted JPS58116744A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56212872A JPS58116744A (ja) 1981-12-29 1981-12-29 半導体素子の接続方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56212872A JPS58116744A (ja) 1981-12-29 1981-12-29 半導体素子の接続方法

Publications (2)

Publication Number Publication Date
JPS58116744A JPS58116744A (ja) 1983-07-12
JPS6347262B2 true JPS6347262B2 (enrdf_load_stackoverflow) 1988-09-21

Family

ID=16629666

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56212872A Granted JPS58116744A (ja) 1981-12-29 1981-12-29 半導体素子の接続方法

Country Status (1)

Country Link
JP (1) JPS58116744A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07244006A (ja) * 1994-03-01 1995-09-19 Tiger Mach Seisakusho:Kk ドラム回転式コンクリートミキサーの水分調整用電極装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07244006A (ja) * 1994-03-01 1995-09-19 Tiger Mach Seisakusho:Kk ドラム回転式コンクリートミキサーの水分調整用電極装置

Also Published As

Publication number Publication date
JPS58116744A (ja) 1983-07-12

Similar Documents

Publication Publication Date Title
US5519936A (en) Method of making an electronic package with a thermally conductive support member having a thin circuitized substrate and semiconductor device bonded thereto
US4949158A (en) Semiconductor device
US5633533A (en) Electronic package with thermally conductive support member having a thin circuitized substrate and semiconductor device bonded thereto
JPH0357618B2 (enrdf_load_stackoverflow)
JPH06302653A (ja) 半導体装置
JPS6347262B2 (enrdf_load_stackoverflow)
WO2017066896A1 (zh) 芯片正背面之间的电性连接结构及其制造方法
JP3508478B2 (ja) 半導体装置の製造方法
JPH11176849A (ja) 半導体装置の製造方法
JPS62260343A (ja) 半導体装置
JP3896333B2 (ja) 厚膜多層配線基板
JP3021508B2 (ja) 導電突起の形成方法
JPS5969937A (ja) 半導体素子の接続方法
JPH0131690B2 (enrdf_load_stackoverflow)
JPS6029228B2 (ja) 半導体素子接続用テ−プ
JPH021961A (ja) 半導体装置製造方法
JP2774180B2 (ja) 実装基板
JP3854206B2 (ja) 半導体装置
JPH01313948A (ja) 厚膜回路基板及びその製造方法
JPS6331127A (ja) 半導体装置用絶縁性基板
JPH07263487A (ja) 半導体装置の製造方法
JPS6349454A (ja) サ−マルヘツド
JPS5969938A (ja) 半導体素子の接続方法
JP2002134646A (ja) 配線基板の製造方法
JPH05243309A (ja) ワイヤボンディング方法とそれを用いた半導体装置