JPS6346972B2 - - Google Patents

Info

Publication number
JPS6346972B2
JPS6346972B2 JP55040900A JP4090080A JPS6346972B2 JP S6346972 B2 JPS6346972 B2 JP S6346972B2 JP 55040900 A JP55040900 A JP 55040900A JP 4090080 A JP4090080 A JP 4090080A JP S6346972 B2 JPS6346972 B2 JP S6346972B2
Authority
JP
Japan
Prior art keywords
pattern
resist
spaces
line
space
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55040900A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56137633A (en
Inventor
Masaki Ito
Sotaro Edokoro
Hiroshi Gokan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP4090080A priority Critical patent/JPS56137633A/ja
Publication of JPS56137633A publication Critical patent/JPS56137633A/ja
Publication of JPS6346972B2 publication Critical patent/JPS6346972B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Weting (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Bipolar Transistors (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Drying Of Semiconductors (AREA)
JP4090080A 1980-03-28 1980-03-28 Pattern forming Granted JPS56137633A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4090080A JPS56137633A (en) 1980-03-28 1980-03-28 Pattern forming

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4090080A JPS56137633A (en) 1980-03-28 1980-03-28 Pattern forming

Publications (2)

Publication Number Publication Date
JPS56137633A JPS56137633A (en) 1981-10-27
JPS6346972B2 true JPS6346972B2 (OSRAM) 1988-09-20

Family

ID=12593381

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4090080A Granted JPS56137633A (en) 1980-03-28 1980-03-28 Pattern forming

Country Status (1)

Country Link
JP (1) JPS56137633A (OSRAM)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0777210B2 (ja) * 1985-09-17 1995-08-16 日本電信電話株式会社 段差付エツチング法
JPH0795543B2 (ja) * 1985-10-29 1995-10-11 ソニー株式会社 エツチング方法
JP2570709B2 (ja) * 1986-10-28 1997-01-16 ソニー株式会社 エツチング方法
JP4480424B2 (ja) * 2004-03-08 2010-06-16 富士通マイクロエレクトロニクス株式会社 パターン形成方法
JP4952009B2 (ja) * 2006-03-23 2012-06-13 凸版印刷株式会社 インプリント用モールドの製造方法
JP2012190827A (ja) * 2011-03-08 2012-10-04 Toppan Printing Co Ltd インプリントモールド及びその作製方法、パターン形成体

Also Published As

Publication number Publication date
JPS56137633A (en) 1981-10-27

Similar Documents

Publication Publication Date Title
KR0128828B1 (ko) 반도체 장치의 콘택홀 제조방법
JP2000066366A (ja) フォトマスク及びその製造方法
EP0907105A3 (en) Method for fabricating photomasks having a phase shift layer
KR100682638B1 (ko) 나이트라이드 스페이서를 이용하여 고밀도의 메모리 셀들및 작은 간격들을 형성하는 방법
JPS6346972B2 (OSRAM)
KR0127662B1 (ko) 반도체 소자의 위상반전 마스크 제조방법
KR100886419B1 (ko) 위상시프트 마스크의 제조 방법 및 위상시프트 마스크
US20020090577A1 (en) Method for forming-photoresist mask
US4612274A (en) Electron beam/optical hybrid lithographic resist process in acoustic wave devices
JPS6310891B2 (OSRAM)
KR930018661A (ko) 콘택트홀의 형성방법
KR20010011143A (ko) 반도체소자의 미세패턴 형성방법
JPH0117247B2 (OSRAM)
KR0137618B1 (ko) 포토레지스트 패턴 형성방법
KR950004977B1 (ko) 반도체 소자의 감광막 미세 패턴 형성방법
JPH01189923A (ja) 半導体装置の製造方法
KR100586531B1 (ko) 패턴 밀도에 따른 패턴 식각 시간 설정 방법
JPH0471331B2 (OSRAM)
KR960011465B1 (ko) 반도체 제조용 위상반전 마스크 제조방법
KR970005055B1 (ko) 반도체 제조용 위상반전 마스크 제조방법
JPH0222537B2 (OSRAM)
KR20020046489A (ko) 이중노광에 의한 미세패턴 제조방법
KR100623922B1 (ko) 위상반전마스크의 제조 방법
JPH0236049B2 (OSRAM)
JPS6154629A (ja) フオト・レジストパタ−ンの形成方法