JPS6343560Y2 - - Google Patents
Info
- Publication number
- JPS6343560Y2 JPS6343560Y2 JP18311782U JP18311782U JPS6343560Y2 JP S6343560 Y2 JPS6343560 Y2 JP S6343560Y2 JP 18311782 U JP18311782 U JP 18311782U JP 18311782 U JP18311782 U JP 18311782U JP S6343560 Y2 JPS6343560 Y2 JP S6343560Y2
- Authority
- JP
- Japan
- Prior art keywords
- cpu
- clock
- bus
- watchdog timer
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000002159 abnormal effect Effects 0.000 claims description 5
- 238000012806 monitoring device Methods 0.000 claims description 4
- 238000000034 method Methods 0.000 description 6
- 230000005856 abnormality Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- 238000012544 monitoring process Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
Landscapes
- Measurement Of Unknown Time Intervals (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18311782U JPS5988749U (ja) | 1982-12-02 | 1982-12-02 | ウオツチドツグタイマによるｃｐｕ監視装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18311782U JPS5988749U (ja) | 1982-12-02 | 1982-12-02 | ウオツチドツグタイマによるｃｐｕ監視装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5988749U JPS5988749U (ja) | 1984-06-15 |
| JPS6343560Y2 true JPS6343560Y2 (enrdf_load_stackoverflow) | 1988-11-14 |
Family
ID=30396395
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18311782U Granted JPS5988749U (ja) | 1982-12-02 | 1982-12-02 | ウオツチドツグタイマによるｃｐｕ監視装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5988749U (enrdf_load_stackoverflow) |
-
1982
- 1982-12-02 JP JP18311782U patent/JPS5988749U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5988749U (ja) | 1984-06-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5497501A (en) | DMA controller using a predetermined number of transfers per request | |
| GB2065939A (en) | Arrangement having a programmabel electrical circuit and monitoring menas | |
| JPS6343560Y2 (enrdf_load_stackoverflow) | ||
| JPH0962640A (ja) | 共有メモリのアクセス制御方法 | |
| JPS61226843A (ja) | 割込み異常検出装置 | |
| JP3612471B2 (ja) | マルチプロセッサ構成におけるスプリアス割り込み制御方法 | |
| JPH05233526A (ja) | Ｄｍａ制御方式 | |
| JPS6225795Y2 (enrdf_load_stackoverflow) | ||
| JP3145765B2 (ja) | 情報処理装置 | |
| JPH10254822A (ja) | バス権要求方法 | |
| JPS6033474Y2 (ja) | コンピュ−タ異常検出回路 | |
| JP2837893B2 (ja) | マイクロコンピュータ装置 | |
| JPH03288205A (ja) | プログラマブルコントローラシステム | |
| JP2825589B2 (ja) | バス制御方式 | |
| JPH0666060B2 (ja) | バス優先権制御方式 | |
| JPH0354374B2 (enrdf_load_stackoverflow) | ||
| JPH03252831A (ja) | Ｄｍａ転送によるｒａｓ情報収集方法 | |
| JPS6468865A (en) | Bus connection arbitrating system | |
| JPH1020968A (ja) | 選択的ハードウェア・リセット回路 | |
| JPH02130646A (ja) | Ｃｐｕの異常検出方式 | |
| JPS5856057A (ja) | 割込信号発生装置 | |
| JPH0236971B2 (enrdf_load_stackoverflow) | ||
| JPS624746B2 (enrdf_load_stackoverflow) | ||
| JPS61267144A (ja) | プログラム異常検出方式 | |
| JPH01124052A (ja) | マルチｃｐｕシステムにおけるバス使用監視方式 |