JPS634350B2 - - Google Patents

Info

Publication number
JPS634350B2
JPS634350B2 JP55119843A JP11984380A JPS634350B2 JP S634350 B2 JPS634350 B2 JP S634350B2 JP 55119843 A JP55119843 A JP 55119843A JP 11984380 A JP11984380 A JP 11984380A JP S634350 B2 JPS634350 B2 JP S634350B2
Authority
JP
Japan
Prior art keywords
cap
chip carrier
sealing
semiconductor device
recess
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55119843A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5745262A (en
Inventor
Toshio Hamano
Hidehiko Akasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP11984380A priority Critical patent/JPS5745262A/ja
Publication of JPS5745262A publication Critical patent/JPS5745262A/ja
Publication of JPS634350B2 publication Critical patent/JPS634350B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/10Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP11984380A 1980-09-01 1980-09-01 Sealing and fitting structure of semiconductor device Granted JPS5745262A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11984380A JPS5745262A (en) 1980-09-01 1980-09-01 Sealing and fitting structure of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11984380A JPS5745262A (en) 1980-09-01 1980-09-01 Sealing and fitting structure of semiconductor device

Publications (2)

Publication Number Publication Date
JPS5745262A JPS5745262A (en) 1982-03-15
JPS634350B2 true JPS634350B2 (pt) 1988-01-28

Family

ID=14771630

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11984380A Granted JPS5745262A (en) 1980-09-01 1980-09-01 Sealing and fitting structure of semiconductor device

Country Status (1)

Country Link
JP (1) JPS5745262A (pt)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS594060A (ja) * 1982-06-30 1984-01-10 Fujitsu Ltd 半導体装置
JPS6027433U (ja) * 1983-07-29 1985-02-25 松下電工株式会社 電子部品の実装構造
DE19808986A1 (de) * 1998-03-03 1999-09-09 Siemens Ag Halbleiterbauelement mit mehreren Halbleiterchips

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5559746A (en) * 1978-10-27 1980-05-06 Hitachi Ltd Semiconductor device and its mounting circuit device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53130974U (pt) * 1977-03-23 1978-10-17

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5559746A (en) * 1978-10-27 1980-05-06 Hitachi Ltd Semiconductor device and its mounting circuit device

Also Published As

Publication number Publication date
JPS5745262A (en) 1982-03-15

Similar Documents

Publication Publication Date Title
JPS6031102B2 (ja) 集積回路パツケージおよびその製作方法
EP0090566B1 (en) Semiconductor device package
JPH05226487A (ja) 半導体装置
JPS634350B2 (pt)
JPS5850021B2 (ja) 半導体装置の製法
JPH03187247A (ja) 半導体集積回路装置およびその製造方法
JPH03108361A (ja) 半導体集積回路装置
JP2962939B2 (ja) 半導体素子収納用パッケージ
JPH1032275A (ja) 半導体装置およびその製造方法
JPH0196952A (ja) 気密封止チツプキヤリア
JP3020783B2 (ja) 半導体素子収納用パッケージ
JPS6155778B2 (pt)
JPS6236287Y2 (pt)
JPH043499Y2 (pt)
JP3051225B2 (ja) 集積回路用パッケージ
JPS635238Y2 (pt)
JP2552419Y2 (ja) 半導体素子収納用パッケージ
JPH1154695A (ja) 半導体装置
JPH0625965Y2 (ja) ガラス封止形半導体素子収納用パッケージ
JPS6214096B2 (pt)
JPS60148151A (ja) 半導体装置
JP2750256B2 (ja) 半導体素子収納用パッケージ
JPH03292761A (ja) チップキャリヤ
JPH04107931A (ja) 半導体装置
JPH10189819A (ja) 半導体装置及びその製造方法